Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

TI describes 28nm CMOS TSV integration

Posted: 15 Jun 2012 ?? ?Print Version ?Bookmark and Share

Keywords:TSV? 28nm CMOS? tri-gate transistors?

Texas Instruments Inc. has revealed its detailed progress in integrating through-silicon-vias (TSVs) into the company's advanced 28nm CMOS process with little or no impact on nearby transistors.

A paper by TI researchers showed results indicating minimal effect on transistors within 4 microns of TSV placement. The paper also describes the use of nanobeam diffraction to measure near-TSV silicon strain on fully processed wafers to study the net effect of stressors.

"We can successfully integrate TSVs into 28nm CMOS and have little or no effect on the transistors," said Jeff Brighton, director of CMOS 3D IC technology development, at TI. "That's a critical stepping stone on the path to 3D integration."

Three-dimensional chips using TSVswhich connect levels of die to each otherhave been in development for years. Intel Corp. is currently in production of its 22nm 3D chips, which use a technology that the company refers to as tri-gate transistors.

Brighton, who is also a TI Fellow, said he is not aware of any paper publication prior to TI's Wednesday describing implementation of TSVs at advanced technology nodes. "I am sure there are others who could probably claim similar accomplishments, but we are claiming them," Brighton said.

TI has yet to announce when it plans to put into production chips using TSVs. Brighton declined to comment on a target date, but said the company was integrating TSVs into its 28nm CMOS process and would be ready to implement them.

"There's always more work to be done," Brighton added. "I think we are fairly satisfied with the progress to date. I feel that most of the systematic issues in the wafer processing and packaging side are mostly behind us. Btu there are still yield improvements to be done, and always will be."

The paper, "Practical Implications of Via-Middle Cu TSV-induced Stress in a 28nm CMOS Technology for Wide-IO Logic-Memory Interconnect," was authored by TI researchers Jeff West, Youn Sung Choi and Catherine Vartuli.

- Dylan McGrath
??EE Times





Article Comments - TI describes 28nm CMOS TSV integrati...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top