Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Design reduces nanowire transistor footprint

Posted: 25 Jun 2012 ?? ?Print Version ?Bookmark and Share

Keywords:3D transistor? nanowire transistor? TFET?

Three-dimensional (3D) transistors were first produced by semiconductor chip makers in 2011. With these transistors, engineers are able to pack more 3D transistors onto a single chip because they are much more compact than traditional transistors.

For future generations of semiconductor chips, however, there is a need to shrink these 3D transistors further. The use of vertical nanowires in the transistor design is one of the promising approaches to achieve this. Moreover, the area taken up by a nanowire-based transistor is typically half that of a planar transistoror even less if considering more complicated components, like inverters.

Xiang Li and his co-workers at the A*STAR Institute of Microelectronics have now integrated two transistors onto a single vertical silicon nanowire, pushing the areal density limit of nanowire transistors even further.

The researchers used wrap-around gates, or 'gate-all-around' gates, in the making of their device. These gates consist of a vertical cylinder, at the center of which lies the nanowire. They are much better at controlling the transistor current than traditional planar gates. Li and co-workers decreased the area required for a gate-all-around nanowire transistor by a factor of two by constructing two transistors out of a single vertical nanowire. Their design involves two wrap-around gates, one above the other, separated by a thin dielectric layer to isolate them electrically. Unlike other independent double-gate transistor designs, such as those employing a vertical fin-like channel, changing the gate voltage applied to one transistor does not change the threshold (or turn-on) voltage of the other. This means that either of the gates can modulate the nanowire current independently.

Nanowire transistor

The nanowire transistor uses two wrap-around metal gates to define two distinct transistors on a single nanowire (vertical rod).

As a result, the researchers were able to construct a simple logic device using just one nanowire. For a nanowire doped with negative carriers, current was able to flow when both gate voltages were high, but current stopped when either gate voltage was low. This device therefore functioned as an 'AND' digital gate, but used only half the area it otherwise would require. The stacked gate arrangement may also be useful for enabling an emerging type of transistor, called a tunnel field effect transistor (TFET). Because TFETs rely on the tunneling of electrons across a barrier rather than the thermal activation of electrons, they turn on very quickly and consume very little power. Li says the tunnel junction required for a TFET could be formed between the two gates of the dual-gate nanowire geometry, allowing a particularly compact implementation. The dual-gate design could also be used for other technologies, such as non-volatile memory.





Article Comments - Design reduces nanowire transistor f...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top