Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Interface
?
?
Interface??

Gigabit serial links paves way for multi-core scalability

Posted: 10 Jul 2012 ?? ?Print Version ?Bookmark and Share

Keywords:multi-core processors? serialiser/deserialiser? SATA?

Low-cost, low-pin-count PCI Express is a standard bus architecture widely used in consumer, server and industrial applications, primarily for computer expansion to peripherals such as graphics cards, server motherboard interconnects and computer-based control systems. Created in 2004 by Dell, Hewlett-Packard, IBM and Intel, PCIe can support up to 32 lanes. Each lane in PCIe version 2.x can support a 5-Gbit/s data rate; each lane in version 3.0 can support 8 Gbit/s. PCIe version 4.0, going through the specification process now, is expected to support 16 Gbit/s per lane.

PCIe can form a tree topology (figure 3), with nodes connecting to one another via point-to-point links. Visualise the root node as the root complex, the leaf nodes as end-points and the nodes that connect multiple devices to each other as switches.

Figure 3: Example of a PCIe standard bus architecture tree topology.

The Common Public Radio Interface and the Open Base Station Architecture Initiative both target wireless basestation applications and are used for base band interconnects to RF radio heads. CPRI and OBSAI have similar radio interfaces but with different feature sets; OBSAI enables interoperability among different vendors' radios, while CPRI is widely adopted by major basestation OEMs and is more focused on the PHY and link layers.

CPRI/OBSAI can support 6.144 Gbit/s per lane. The latest CPRI version, 4.2, can support 9.8 Gbit/s per lane.

Traditionally, data converters use high-speed, low-voltage differential signalling or low-speed, JESD207 parallel interfaces; but as more bandwidth and antenna paths are required in a system, the parallel interface puts a heavy burden on SoC package, size and cost.

The JESD204 serial standard provides gigabit serial links to support a high sampling rate, as well as more antennas, with greater area and cost efficiency.

JESD204B supports one link with multiple, aligned lanes, with each lane supporting up to a 12.5-Gbit/s data rate with deterministic latency.

An example application would be the use of JESD204B as a serial link between the wireless small cellular basestation processor and the integrated DAC/ADC�analogue RF front end.

As a result, the basestation can be built on a much smaller footprint with much lower power requirements, offering a cost-effective small cell solution.

Texas Instruments' HyperLink multi-core architecture uses a proprietary protocol on top of the serdes function, with four links each running at 12.5 Gbit/s, for a total of 50 Gbit/s. HyperLink not only supports high throughput between devices, but does so without requiring a complex software protocol. Each linked device can be simply viewed as a memory-mapped device separate from the others, and can access the memory and peripherals accordingly.

This simplifies interchip communications and allows systems to scale by interconnecting multiple KeyStone-multi-core-based devices for applications such as wireless basestations, media gateways and cloud computing servers, which all require multiple chips on a single board.

Another serial I/O architecture is RapidIO, a packet-based interconnect largely used in embedded systems such as DSP-based applications. It provides high-speed data transfer with low latency, as well as the ability to interconnect multiple end-points.

Serial Rapid IO is widely used in wireless infrastructure, video and image processing, military radar, server and industrial applications. The layered architecture includes logical, transport and physical layers to facilitate message passing, intercore communications through shared memory, data streaming and traffic flow control. Serial RapidIO supports up to 16 lanes, each running at up to 6.25 Gbit/s.

Other serial links include Infiniband, popular in server and high-performance computing installations, and Serial Advanced Technology Attachment (SATA), often found in storage devices.

Whether connecting devices within equipment, devices to backplanes or interequipment devices, gigabit serial links are the ultimate gateways for meeting next-generation data bandwidth requirements with lowered cost, simplified design and infinite scalability.

About the author
Zhihong Lin is strategic marketing manager for Texas Instruments' wireless basestation infrastructure business, responsible for defining and planning key requirements for multi-core SoCs for basestation applications. Lin holds an MS in electrical engineering from the University of Texas at Dallas.

To download the PDF version of this article, click here.


?First Page?Previous Page 1???2



Article Comments - Gigabit serial links paves way for m...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top