Latest IP core offering from Altera reduces design complexity

Subsystem IP, including 40GbE/100GbE MAC and PCS+PMA layers, becomes a vital component in the system design team's toolkit as more system designs use Ethernet at high speeds both for local area network attachment and to interconnect within systems. These cores, optimized for integration with Altera development kits and Altera's Quartus II software v12.0, create high-performance, low-cost, subsystem IP in Stratix IV and Stratix V FPGAs.

The 40GbE and 100GbE MAC and PHY IP cores provide an interface composed of a single packet-based channel that is logically compatible with previous-generation Ethernet systems. The cores are supported in Altera's Stratix V GT and GX FPGAs with transceivers operating at data rates up to 28.05Gbit/s and 14.1Gbit/s, respectively and Stratix IV GT FPGAs with transceivers operating at data rates up to 11.3Gbit/s. By combining high density, high performance and a rich feature set, Stratix FPGAs allow customers to integrate more functions and maximize system bandwidth.