Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > T&M
?
?
T&M??

Compliance test suite targets DDR4, LPDDR3 logic analysis

Posted: 12 Sep 2012 ?? ?Print Version ?Bookmark and Share

Keywords:compliance test suite? DDR4? LPDDR3? logic analyzer? B4621B?

Agilent Technologies Inc. has revealed what it touts as the industry's only test suite for compliance testing of computer and embedded DDR/2/3/4 and LPDDR/2/3 memory applications. The software suite, together with an Agilent logic analyzer, enables digital designers to monitor DDR/2/3/4 or LPDDR/2/3 systems in real time to identify elusive, intermittent violations in protocol or bus-level timing, indicated the company.

The software allows users to customize tests, either by adding to existing test groups or by defining unique test groups of valid logic analyzer triggers for protocol or bus-level timing violations. Customized real-time compliance tests can be defined for any valid logic analyzer trigger, for any digital system probed by an Agilent logic analyzer.

The protocol debug and validation test suite includes three products: Agilent B4621B, a bus decoder for DDR/2/3/4; Agilent B4622B, a protocol compliance and analysis toolset for DDR/2/3/4 and LPDDR/2/3; and Agilent B4623B, a bus decoder for LPDDR/2/3.

The B4621B bus decoder for DDR/2/3/4 debug and validation provides complete protocol decoding of memory transactions using an Agilent logic analyzer as the execution engine. The protocol-decoding software translates acquired signals into easily understood colorized bus transactions showing associated data bursts for double-edge data-rate captures up to 2.5Gb/s.

The B4622B DDR/2/3/4 and LPDDR/2/3 protocol compliance and analysis toolset is the industry's only protocol compliance toolset and the industry's first automated, real-time compliance application for DDR4 and LPDDR3. It automatically captures real-time compliance protocol violations, detects post-process protocol violations on captured traces, takes performance measurements, and creates physical address triggers.

The B4623B bus decoder for LPDDR/2/3 debugging and validation is a complete protocol decoder of memory transactions for LPDDR/2/3 using an Agilent logic analyzer as the execution engine. The software translates acquired signals into easily understood bus transactions showing associated data bursts, for all LPDDR2/3 data rates. Valid read and write commands are decoded to include row and column addresses and the complete data burst associated with the command.

Agilent Technologies' protocol debugging and validation software test suite can be ordered now, with shipments planned for November. Prices start at about $5,300.

The test suite is recommended for Agilent's 4.0GT/s U4154A logic analysis module.





Article Comments - Compliance test suite targets DDR4, ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top