Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

ASML still believes EUV at 10nm ideal

Posted: 21 Feb 2013 ?? ?Print Version ?Bookmark and Share

Keywords:EUV? wafers? manufacturing?

Consistent progress on the extreme ultraviolet lithography (EUV) front will make it the best option of manufacturing ICs at the 10nm node and below, ASML emphasized during the International Solid State Circuits Conference (ISSCC).

Using double patterning and other techniques, EUV can make devices at 7nm and 3nm nodes, Martin van den Brink, chief product and technology officer at ASML told EE Times after a keynote at the ISSCC. "I don't see a fundamental limit with what we have, the question is can we do it economically," he said.

He also discussed plans for supporting commercial production of 450mm wafers in 2018 with a second generation EUV system. While Intel, Samsung and TSMC provided additional funding of more than $1 billion last year for EUV work, currently Intel is the sole company funding the 450mm programme, providing $742 million, he said.

"We remain cautious about 450mm [given a] single customer is pushing it," he said in the keynote.

An EUV prototype at ASML recently delivered up to four billion light pulses at 60W, the equivalent of almost 40 hours operation, he told ISSCC attendees. "This is a major breakthrough and a couple months ago couldn't have shown it," he said.

He also showed results of EUV at 40W delivering simulated yields of 99.99 per cent in five runs of more than an hour, theoretically delivering 165 wafers per hour. "But the issue is we must maintain that" performance, he added.

To make commercial production viable ASML is targeting a goal of making 100 wafers per hour at 250W. In 2014 it hopes to ship a prototype capable of 70 wafers per hour, he said.

ASML is working on a separate EUV problem with mask defects by trying to develop a pellicle for the systems. Today's immersion lithography systems could be extended to make 10 nm chips with double patterning, but EUV offers a better alternative with single patterning, he argued.

The talk raised questions about the level of investment the industry has placed in a single technology and a single company to continue the pace of chip innovation.

- Rick Merritt
??EE Times





Article Comments - ASML still believes EUV at 10nm idea...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top