Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Altera's HSR/PRP Reference Design ready for smart grid

Posted: 04 Mar 2013 ?? ?Print Version ?Bookmark and Share

Keywords:Altera? FPGA-based solutions? HSR? PRP? ARM processor?

Altera Corporation has recently expanded its FPGA-based solutions targeting smart energy systems, announcing a High-availability Seamless Redundancy (HSR) and Parallel Redundancy Protocol (PRP) reference design targeting smart grid substation automation equipment.

Developed with wireless and wired applications technology provider Flexibilis Oy, the IEC 62439-3-compliant reference design includes Flexibilis Redundant Switch (FRS) intellectual property (IP) implemented on an low-power, low-cost Cyclone-class FPGA or Cyclone V SoC. The reference design simplifies development and implementation of highly reliable mission-critical communications systems in smart grid substations.

"A key trend today in developing a smarter power grid is bidirectional communication and real-time control of the equipment in the grid's transmission and distribution substations," said Jason Chiang, senior strategic marketing manager in Altera's Industrial Business Unit. "Our FPGA-based HSR/PRP reference design enables equipment manufactures to build flexibility, performance, reliability and product longevity into their systems while lowering system costs and future proofing designs."

The Flexibilis HSR/PRP IP included in the reference design is a triple-speed 10/100/1000 Mbit/s Ethernet Layer 2 switch that is scalable from 3 to 8 ports and is compliant with the IEC 62439-3 standard. The IP is optimised for use on an Altera low-power, low-cost Cyclone IV FPGA, Cyclone V FPGA or Cyclone V SoC, which feature an integrated dual-core ARM Cortex-A9 processor sub-system. Cyclone V SoCs enable customers to reduce component costs by implementing their HSR/PRP switch along with the associated software stacks running on the ARM processor sub-system in the FPGA.

For timing synchronisation, the HSR/PRP solution supports IEEE 1588 Precision Time Protocol (PTP) Version 2. Altera and Flexibilis are showcasing the FPGA-based HSR/PRP reference design in Altera's booth at Embedded World 2013, located in Hall 4, Booth 436.

"The IEC 62439-3 standard is rapidly evolving, making the flexibility of an FPGA an ideal platform to base our FSR IP on," said Heikki Ala-Juusela, chairman of the board at Flexibilis. "Altera's highly integrated FPGAs and SoCs allow users to reduce their total cost of ownership while at the same time leverage the device's performance to handle Gigabit Ethernet traffic. This HSR/PRP solution ensures designers can future-proof their substation automation systems by ensuring communication with future generations of intelligent electronics devices."

The FPGA-based HSR/PRP reference design expands Altera's reach into the smart energy market. Altera's programmable solutions provide developers of smart grid equipment the means to adapt to evolving standards and increase their system's performance and scalability.





Article Comments - Altera's HSR/PRP Reference Design re...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top