Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > RF/Microwave
?
?
RF/Microwave??

Multi-core system adds vector floating-point capabilities

Posted: 07 Mar 2013 ?? ?Print Version ?Bookmark and Share

Keywords:multi-core technology? small cells? base stations?

Ceva Inc. has uncloaked a portfolio of advanced processor and multi-core technologies to further enhance the CEVA-XC DSP architecture framework for high performance wireless applications such as wireless terminals, small cells, access points, metro and macro base stations. Additional features include comprehensive multi-core features, high-throughput vector floating-point processing and a complete set of co-processor engines offering power-efficient hardware-software partitioning, detailed the company.

CEVA's MUST is a cache-based multi-core system technology with advanced support for cache coherency, resource sharing and data management. Initially available for the CEVA-XC, MUST supports the integration of multiple CEVA-XC DSP cores in a symmetric multi-processing or asymmetric multi-processing system architecture, along with a broad range of technologies designed specifically for multi-core DSP processing. The technologies include dynamic scheduling using shared pools of tasks, hardware event based scheduling defined via software, task and data driven shared resource management, advanced memory hierarchy support with full cache coherency, advanced automated data traffic management without software intervention and special prioritisation scheme based on task-awareness.

To facilitate the development of advanced multi-core SoCs containing ARM processors and multiple CEVA DSPs, Ceva has added extensive support to the CEVA-XC architecture framework for the ARM AXI4 interconnect protocol and AMBA 4 ACE cache coherency extensions. This is said to dramatically simplify the software development and debugging process for SoC designs, while also reducing the software cache management overhead, processor cycles and external memory bandwidth. The overall outcome is much tighter integration between the processors in the SoC, resulting in improvements in energy-efficiency and performance for the entire system.





Article Comments - Multi-core system adds vector floati...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top