Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Using DSSHA1 synthesisable SHA-1 coprocessor

Posted: 20 Mar 2013 ?? ?Print Version ?Bookmark and Share

Keywords:Challenge-and-response authentication? MAC? SHA-1?

Challenge-and-response authentication needs a MAC originator and a MAC recipient to compute a message authentication code based on a hidden secret and public data. The originator is typically a SHA-1 authenticator or a protected memory with SHA-1 engine. The MAC recipient is the application's host processor. This application note describes the DSSHA1 synthesisable SHA-1 coprocessor, which can be implemented in an application-specific integrated circuit (ASIC) or field-programmable gate array (FPGA) as alternative to the DS2460 SHA-1 coprocessor or a microprocessor-based implementation.

View the PDF document for more information.

Originally published by Maxim Integrated Products Inc. at www.maximintegrated.com as "Understanding the DSSHA1 Synthesisable SHA-1 Coprocessor".





Article Comments - Using DSSHA1 synthesisable SHA-1 cop...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top