Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Accellera launches EDA, IP interoperability standardisation

Posted: 04 Apr 2013 ?? ?Print Version ?Bookmark and Share

Keywords:interoperability standardisation? EDA? functional reference? multi-language verification?

Accellera Systems Initiative, an independent non-profit organisation focused on the creation and adoption of electronic design automation (EDA) and IP standards for design and verification, has formed a multi-language working group (MLWG). The MLWG aims to create a standard and functional reference for interoperability of multi-language verification environments and components, the organisation stated.

Accellera is calling for participation in the newly formed group. The MLWG will consolidate industry requirements and develop a standards-based approach to combine verification environments built in different languages. In addition, a proof-of-concept implementation is proposed to accompany the standard. The MLWG will also look at ways to enable the introduction of Universal Verification Methodology (UVM) concepts in other environments and languages that come from legacy projects. The UVM standard improves interoperability and reduces the cost of repurchasing and rewriting IP for each new project or electronic design automation tool. It also makes it easier to reuse verification components.

In addition to its own technical initiatives and working groups, Accellera supports the activities of IEEE standards including IEEE 1076 VHDL, IEEE 1666 SystemC, IEEE 1685 IP-XACT 2009, IEEE P1735 Encryption and Management of IP, IEEE 1800 SystemVerilog, IEEE 1801 Unified Power Format (UPF) and IEEE 1850 Property Specification Language (PSL).

Article Comments - Accellera launches EDA, IP interoper...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top