Example of LPC24XX external memory bus
Keywords:LPC24XX? asynchronous? dynamic memory? PCB? bus?
The ability of a memory bus with multiple devices to operate properly is dependent on several factors: the electrical characteristics of the memory devices, the operating frequency of memory transactions, the length of the traces between the LPC24XX and memory device, as well as the voltage levels being used.
This document will detail an example design illustrating how to connect asynchronous and dynamic memory elements to the external memory bus of the LPC24XX. This note also includes a set of suggested design rules which apply to both the schematic capture and layout phases of PCB design.
View the PDF document for more information.
Originally published by NXP Semiconductors at www.nxp.com as "LPC24XX external memory bus example".
Visit Asia Webinars to learn about the latest in technology and get practical design tips.