Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Memory/Storage
?
?
Memory/Storage??

Toshiba intros multi-level-cell structure MROM

Posted: 17 Jun 2013 ?? ?Print Version ?Bookmark and Share

Keywords:MROM? multi-level-cell structure? smartphone? tablets?

Toshiba Corp. has unveiled what it touts as the world's first MROM cell to offer improved cell current characteristics without any increase in cell size. This advance was achieved by adopting a multi-level-cell structure, which also secures high speed operation, added the company.

MROM's main role is to store the boot loader or firmware. The density of MROM implemented in SoC for such digital applications as smartphones and tablets is increasing year by year, and in order to improve access time it is necessary to halve the MROM cell area with every generation.

In a typical MROM bit cell, a single-level cell, variations in fabrication are increasing as SoC process technology advances, with the narrowing of the channel area of the cell transistors. The result is a slower access time for the 40nm generation than for the previous process generation. Improving access time requires a larger transistor, as a bigger cell area secures a wider channel area.

Toshiba has developed a multi-bit cell that uses twice the area of a standard single level cell, successfully expanding channel width in the cell transistor by three times. This also triples the current characteristic of the cell without any change in the memory capacity per area. It reduces the influence of the variation in fabrication by 42 per cent, described the company.

Toshiba has developed of MROM cell with the 40nm process generation and aims to ship SoC for digital applications that implement the cell in 2014.





Article Comments - Toshiba intros multi-level-cell stru...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top