Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Processors/DSPs

VeriSilicon's ZSP981 core tweaked for advanced wireless tech

Posted: 24 Jun 2013 ?? ?Print Version ?Bookmark and Share

Keywords:VeriSilicon? DSP? wireless technologies? LTE-Advanced? M2M?

VeriSilicon recently introduced its fourth generation ZSP architecture (ZSP G4). The company also announced the availability of the ZSP981 Digital Signal Processor (DSP), the first core in the ZSP G4 series.

The ZSP G4 architecture is compatible with the previous generation architecture and extends it further by introducing vector computation capabilities, higher bandwidth interfaces and more execution resources. The ZSP981 offers a 17X performance improvement over third generation ZSP cores while providing the power efficiency needed for mobile devices. The core provides modem developers the right level of programmable signal processing capability to implement new and evolving wireless technologies, such as LTE-Advanced (LTE-A), 802.11ac.

The company's latest DSP is the first of a set of cores based on the ZSP G4 architecture family. The cores range from a 4-issue, 4-MAC scalar core to a 6-issue, 260-MAC vector core. In addition, they can define custom instructions to exercise user defined hardware via the enhanced Z.Turbo interface. Cores based on ZSP G4 are ideally suited for multi-mode terminals, femto-cells, smart grid, M2M and mobile infrastructure.

The device is a fully synthesisable, 6-issue superscalar DSP core. Running at 1.2GHz, a single ZSP981 can deliver 82 billion multiply accumulate operations per second. With wide, high speed interfaces to shared memory and enhanced Z.Turbo coprocessor ports to hardware accelerators, the ZSP981 enables system designers to achieve the desired balance between software and hardware in their systems. Also included in the ZSP981 sub-system are a power management module, a multi-core communication module and a multi-channel Direct Memory Access (DMA), which greatly simplify system level integration and development.

The ZSP981 architecture is supported by ZView, a full-featured, easy-to-use suite of tools consisting of an Integrated Development Environment (IDE), compiler, assembler, optimiser, linker, debugger, simulators, and profiling utilities. ZView incorporates a number of significant new enhancements, including a vectorising C compiler, and other optimisation tools to accelerate software development.

Further information regarding the ZSP981 Digital Signal Processor can be found here.

Article Comments - VeriSilicon's ZSP981 core tweaked fo...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top