Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Synopsys optimizes sensor IP sub-system for data processing

Posted: 01 Aug 2013 ?? ?Print Version ?Bookmark and Share

Keywords:Synopsys? IP? sensor? SoCs? internet of things?

Synopsys has launched its DesignWare Sensor IP Sub-system, a complete and integrated hardware and software solution for sensor control applications. The new IP sub-system is optimised to process data from digital and analogue sensors, offloading the host processor and enabling more efficient processing of the sensor data with ultra-low power.

Many applications, such as the Internet of Things, automobiles, and mobile devices, increasingly rely on the ability to read and interpret environmental conditions such as pressure, temperature, motion, and proximity. By pre-integrating sensor-specific IP blocks with an efficient processor and software in a single sub-system, Synopsys gives designers a SoC-ready sensor solution that can reduce design and integration effort, lowering design risk and accelerating time-to-market.

The sub-system consists of a DesignWare ARCEM4 32bit processor, digital interfaces, analogue-to-digital data converters (ADCs), hardware accelerators, a comprehensive software library of DSP functions and software I/O drivers. The DesignWare Sensor IP Sub-system provides designers with a complete and pre-verified solution that meets the requirements of a broad range of applications such as smart sensors, sensor fusion and sensor hub.

More information regarding Synopsys' DesignWare Sensor IP Sub-system can be found here.

Article Comments - Synopsys optimizes sensor IP sub-sys...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top