Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Networks
?
?
Networks??

Silicon Labs unveils fully SyncE-compliant clock

Posted: 19 Aug 2013 ?? ?Print Version ?Bookmark and Share

Keywords:timing solution? multi-service switch? wireless backhaul system?

Silicon Labs has rolled out what it flaunts as the industry's lowest jitter, lowest power and most frequency-flexible timing solution for high-speed networking equipment based on the Synchronous Ethernet (SyncE) standard. Featuring a jitter performance as low as 263fs RMS, the precision clock multiplier and jitter attenuator addresses the need for ultra-low jitter physical layer reference clocks in Carrier Ethernet switches and routers.

Eighty per cent smaller and also 80 per cent more power efficient than competing SyncE clocks, the Si5328 is geared for edge routers, multi-service switches, wireless backhaul systems, DSLAMs and GPON/GEPON optical line termination (OLT) equipment, added the company.

The telecom infrastructure market is rapidly transitioning from legacy SONET/SDH networks to higher-speed, more cost-effective Ethernet networks. A key enabling technology behind this network transition is Synchronous Ethernet, which is used to distribute accurate timing in Gigabit Ethernet (GbE), 10GbE, 40GbE and 100GbE Carrier Ethernet switches and routers. Every Carrier Ethernet switch and router requires a high-performance SyncE clock to provide wander filtering, distribute timing and provide a low-jitter Ethernet PHY reference clock. Silicon Labs has addressed this application need with the industry's lowest jitter, most frequency-flexible SyncE timing solution optimised for Ethernet PHYs ranging from GbE to 100GbE.

The Si5328 is fully compliant with ITU-T G.8262 SyncE clock requirements including EEC Options 1 and 2. When paired with a Stratum 3 temperature-compensated crystal oscillator (TCXO), the Si5328 meets all of the jitter, wander and holdover requirements specified by the SyncE standard. With its integrated loop filter featuring selectable loop bandwidths (0.1Hz and 1-10Hz), the Si5328 can be designed into any networking system that must comply with SyncE specifications. This integration eliminates the need for expensive discrete timing card phase-locked loops (PLLs) in some systems and provides manufacturers the assurance that their networking products can be deployed worldwide by their end customers.

Leveraging Silicon Labs' patented DSPLL technology, the Si5328 SyncE clock can generate any output frequency ranging from 8kHz to 808MHz and from any input frequency from 8kHz to 710MHz. This unique frequency-flexible any-rate capability enables networking system designers to synchronise to and generate virtually any legacy telecom or SyncE frequency, simplifying system designs from GbE to 100GbE. The Si5328 can be digitally reconfigured through I2C or SPI interfaces without the need for costly BOM changes.

The Si5328 clock's high level of single-chip integration greatly simplifies PCB design. Its DSPLL architecture eliminates the need for external crystal and loop filter components, reducing PCB area while also maximising immunity to board-level noise. Selectable output signal formats (LVPECL, LVDS, CML and CMOS) ease interfacing with popular Ethernet transceivers and eliminate expensive level shifters and other filtering components. Powered by a single 2.5V or 3.3V supply, the Si5328 operates without the need for multiple power supplies and discrete filtering required by competing SyncE timing solutions.

Production quantities of Silicon Labs' SyncE Si5328 clocks are available in a compact 6 x 6mm QFN package, as well as in two speed grades. The Si5328C-C-GM supports clock outputs up to 346MHz and is priced at $7.50 in 10,000-unit quantities. The Si5328B-C-GM supports clock outputs up to 808MHz and is priced at $9.38 in 10,000-unit quantities. Silicon Labs offers the Si5328-EVB evaluation board is at $250.





Article Comments - Silicon Labs unveils fully SyncE-com...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top