Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Memory/Storage

MTP memory qualified for SilTerra's 110nm high voltage tech

Posted: 22 Nov 2013 ?? ?Print Version ?Bookmark and Share

Keywords:SilTerra Malaysia? Chip Memory Technology? Multiple-Time-Programming? JEDEC? non-volatile memory?

SilTerra Malaysia Sdn. Bhd. and Chip Memory Technology Inc. have revealed the production release of Multiple-Time-Programming (MTP) embedded non-volatile memory solution for SilTerra's advanced 110nm high voltage technology.

CMT's MTP memory macro is now silicon characterized and qualified on SilTerra's 110nm high voltage technology, cost optimized with no additional masking layer nor special process module needed. The MTP macro has passed 10 thousand times of endurance read-write cycles followed by 1000 hours of burn-in reliability tests. The IP has also successfully demonstrated 10 years of data retention reliability and met industry recognized JEDEC standard.

This MTP memory IP will play a pivotal role in SilTerra's effort to win in the fast growing touch controller IC market that is now a standard feature in all the mobile devices such as smartphones, tablets, multimedia players, laptops, digital cameras, GPS as well as other computing, consumer, automotive, industrial and medical applications. This MTP memory IP will add programmability to the touch controller IC in a single chip resulting in more elegant and smaller design by eliminating the older approach of using multiple external NOR Flash or EEPROM discrete memory chips.

Article Comments - MTP memory qualified for SilTerra's ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top