Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Memory/Storage
?
?
Memory/Storage??

Micron, Broadcom to improve DRAM timing, op'n speed

Posted: 19 Dec 2013 ?? ?Print Version ?Bookmark and Share

Keywords:Micron? Broadcom? DRAM timing? tFAW? packet processing?

Micron Technology has partnered with Broadcom Corp. to create what they say is the industry's first solution designed for customers challenged by an intrinsic DDR3 timing parameter called tFAW, or four activate window. tFAW refers to a DDR3 timing parameter that restricts data throughput in server, storage and networking applications and can compromise bandwidth by 15 to 35 percent.

With every new DRAM generation, the access granularity is becoming double, causing some timing parameters such as tRDD and tFAW to restrict data throughput. This creates challenges for high-performance applications because no more than four bank activate commands can be issued in any given tFAW period.

The Micron solution validated by Broadcom reduces the tFAW value from 35ns to 30ns for a 2KB page size, DDR3-2133, improving operations per second by 18 percent. This performance increase is especially critical for complex packet processing functions, such as highly scalable IPv4 and IPv6 lookups used in service provider networking applications. The four activate window solution enables Broadcom's BCM88030 200Gb/s NPU to achieve extremely scalable L2, IPv4 and IPv6 lookup capacities at wire speed performance using Micron's DDR3 memory.

Micron's 2Gb and 4Gb DDR3 with the reduced tFAW timing specification are available in volume production.

- Julien Happich
??EE Times Europe





Article Comments - Micron, Broadcom to improve DRAM tim...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top