Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Achronix demos embedded 100G Ethernet in 22nm FPGAs

Posted: 19 Dec 2013 ?? ?Print Version ?Bookmark and Share

Keywords:Achronix Semiconductor? 100G Ethernet? FPGA? communication? PCI Express?

Achronix Semiconductor Corp. has demonstrated error-free operation of 100G Ethernet functionality using the hard Ethernet IP in its Speedster22i FPGAs. According to the firm, the Speedster22i are the only FPGAs that have hardened IP for communication applications including 100G Ethernet, 100G Interlaken, PCI Express Gen3 x8 and DDR3 memory controllers.

"The hardened IP functions in Speedster22i FPGAs translate directly into power and cost savings for high bandwidth communication applications," said Steve Mensor, VP of marketing at Achronix. "More importantly, the hardened IP functions eliminate the challenges associated with closing timing for these high performance applications."

Speedster22i FPGAs are built on Intel's advanced 22nm, 3D Tri-Gate transistor technology. Speedster22i HD devices consume half the power and are half the cost of competitive high-end FPGAs for targeted high bandwidth applications. The 100G Ethernet was demonstrated on the HD1000 device, which has one million effective programmable look-up-tables (LUTs). The HD680 is the second member of the Speedster22i family and will begin shipping in 1Q14.





Article Comments - Achronix demos embedded 100G Etherne...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top