Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Xilinx adds DDR4 interface to UltraScale devices

Posted: 12 Mar 2014 ?? ?Print Version ?Bookmark and Share

Keywords:DDR4? JESD79-4? UltraScale? memory interface?

Xilinx Inc. has introduced what it flaunts as the industry's first high performance DDR4 memory solution for its All Programmable UltraScale devices running at 2,400Mb/s. The UltraScale devices are based on an ASIC-class architecture that the company claims supports high I/O and memory bandwidth with power and latency reduction.

The DDR4 memory interface in UltraScale devices provides over 1Tb/s of memory bandwidth to handle the data flow, fast processing and memory requirements of next-generation system designs in applications, such as video imaging and processing, traffic management and high-performance computing. Applications will see a reduction in read latency by 30 per cent and significant power savings at the same data rate by going from a DDR3 to DDR4 interface, stated Xilinx. Even more compelling, designers can realise a 30 per cent improvement in data rate while also benefiting from a 20 per cent reduction in power when moving from DDR3 at 1,866Mb/s to DDR4 at 2,400Mb/s.

These DDR4 memory interfaces are tested over stressful system conditions such as varying voltage and temperature, system-induced jitter and with difficult data patterns, to ensure operating margin for real system deployment. Compliant with the JESD79-4 DDR4 SDRAM standard, Xilinx's SelectIO interface helps ensure the greatest timing margin. To guarantee optimal signal integrity, the I/O technology includes transmit pre-emphasis, receive equalisation, low jitter clocks and noise isolation design techniques.

Article Comments - Xilinx adds DDR4 interface to UltraS...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top