Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

28nm test validates 50% power savings on SRAM

Posted: 02 Apr 2014 ?? ?Print Version ?Bookmark and Share

Keywords:SRAM? SureCore? power?

SureCore Ltd. has conducted a test to establish the power efficiency of its SRAM technology.

The test demonstrated that the IP company's patented circuit architecture delivers more than 50 per cent energy savings compared with industry standard SRAMs. The memory was designed through a combination of detailed circuit analysis, architectural improvements, and the use of advanced statistical models.

The company's SRAM architecture is technology independent and is applicable to bulk CMOS, FinFET and FD-SOI technologies.

SureCore's Chairman and industry veteran, Guillaume d'Eyssautier commented: "These early evaluation results are excellent and show that this approach delivers game-changing power performance for emerging low power applications such as the Internet-of-Things. This performance could double battery life in power critical applications and brings the 'fit-and-forget' approach to distributed sensor networks a crucial step closer."

SureCore plans to target the technology, and its energy efficiency benefits, at the mobile, networking and wearable technology markets, where power is a critical factor.

Article Comments - 28nm test validates 50% power saving...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top