Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Manufacturing/Packaging

Altera samples FPGA tech on 14nm Tri-Gate process

Posted: 24 Apr 2014 ?? ?Print Version ?Bookmark and Share

Keywords:FPGA? 14nm Tri-Gate? Stratix 10? Altera?

Altera Corporation has revealed the demonstration of its FPGA technology based on Intel's 14nm Tri-Gate process. The test chips integrate key IP components used in its Stratix 10 FPGAs and SoCs including transceivers, mixed-signal IP and digital logic.

Altera leverages a comprehensive test chip program to de-risk the rollout of all its products. This involves validating the performance of Altera IP using process improvements and circuit design techniques. The 14nm devices are said to have returned positive results in the high-speed transceiver circuitry, digital logic, and hard-IP blocks that will be used in Stratix 10 devices.

Intel's 14nm Tri-Gate process features a true die shrink relative to alternative FinFET technologies. The resulting 14nm devices are capable of up to 1GHz operating performance and up to 70 per cent reduction in power consumption.

"Altera and Intel have accomplished many significant milestones since we announced our foundry relationship in 2013 and today's announcement is yet another defining moment in our partnership with Altera," said Sunit Rikhi, vice president and general manager, Intel Custom Foundry. "Successfully demonstrating the functionality of Altera's FPGA technology using our 14 nm Tri-Gate process is a testament to the outstanding work Altera's team has done with our foundry team."

Article Comments - Altera samples FPGA tech on 14nm Tri...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top