Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Synopsys adapts IP solution for PCI Express 4.0

Posted: 23 May 2014 ?? ?Print Version ?Bookmark and Share

Keywords:Synopsys? DesignWare? IP? PCI Express?

Synopsys, Inc. has released what it claims is the industry's first complete PCI Express 4.0 IP solution, which consists of DesinWare PHY, controller, and verification IP (VIP). The solution is geared towards enterprise computing applications such as servers, networking, storage systems and SSDs.

The DesignWare PHY IP supports full-featured bifurcation and aggregation, offering designers the flexibility either to configure the PHY macro into multiple individual links at 2.5GT/s, 5GT/s, 8GT/s or 16GT/s, or to aggregate the PHY macro up to 16 lanes. For increased signal integrity at high-speed data rates across legacy channels, the PHY analogue front-end includes 5-tap DFE, continuous time linear equalisation and feed forward equalisation with advanced algorithms for link initialisation and adaptation.

The low-power, low-latency DesignWare Controller IP is backward compatible with the PCI Express specification across Switch, End-point, Dual Mode and Root Complex port types, with support for embedded DMA and SR-IOV. It supports multiple lanes and multiple datapath widths, enabling an optimised solution for the target application while minimising gate counts and reducing design risk.

Meanwhile, the Verification IP is fully configurable to support verification of PCI Express technology end-points, switches and root complex devices at the PIPE or serial interface. With this comprehensive set of protocol, methodology, coverage, verification and productivity features, designers will be able to achieve rapid verification closure of their designs using PCI Express technology.

The DesignWare Controller IP is currently available, while the VIP is scheduled in Q3 2014. The PHY IP is still in development and will be available in leading 14/16nm FinFET and 28nm process technologies.

Synopsys DesignWare IP for PCIe 4.0

The DesignWare PHY IP supports full-featured bifurcation and aggregation.

Article Comments - Synopsys adapts IP solution for PCI ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top