Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Memory/Storage

DDR3 design requirements for KeyStone DSP

Posted: 10 Sep 2014 ?? ?Print Version ?Bookmark and Share

Keywords:DDR3? interface? Texas Instruments? KeyStone? DSP?

This application note provides implementation instructions for the DDR3 interface incorporated in the Texas Instruments (TI) KeyStone series of DSP devices. The DDR3 interface supports 1600 MT/s and lower memory speeds in a variety of topologies (see the specific device Data Manual for supported speeds). This document assumes the user has a familiarisation with DRAM implementation concepts and constraints.

View the PDF document for more information.

Originally published by Texas Instruments Inc. at as "DDR3 Design Requirements for KeyStone Devices".

Article Comments - DDR3 design requirements for KeySton...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top