Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Synopsys D-PHY slashes PCB area, power consumption by half

Posted: 18 Sep 2014 ?? ?Print Version ?Bookmark and Share

Keywords:DesignWare? MIPI D-PHY? Synopsys?

Synopsys, Inc. unveiled its DesignWare MIPI D-PHY solution with an increased 2.5Gbit/s performance per lane, while claiming to reduce PCB area and power consumption by 50 per cent compared to other competing solutions in the market. The solution provides SoC silicon cost savings and extends battery life for mobile, consumer and automotive applications.

Part of a complete solution with DesignWare MIPI DSI and CSI-2 Controllers and verification IP (VIP), the D-PHY reduces integration risk and the effort of connecting to a variety of image sensors and displays.

The DesignWare MIPI D-PHY is the physical layer used for MIPI CSI-2 and DSI Host and Device applications to connect image sensors and displays to SoCs in mobile and embedded applications. It boasts being the first D-PHY that is compliant to the MIPI Alliance D-PHY v1.2 specification, enabling operation speeds up to 2.5Gbit/s per lane.

For high-resolution output, four lanes of the DesignWare MIPI D-PHY can be aggregated to support 10Gbit/s speeds and eight data lanes can be aggregated to achieve 20Gbit/s speeds. In addition, the DesignWare MIPI D-PHY's configurability options enable designers to reduce the number of SoC designs required to target multiple applications, minimising time-to-market.

"By delivering an extremely small-area and low-power D-PHY to the fast-paced and competitive mobile market, Synopsys helps designers differentiate their SoCs in both silicon cost and battery life," said John Koeter, VP of marketing for IP and prototyping at Synopsys. "With a broad portfolio of high-quality IP supporting the latest MIPI Alliance standards, Synopsys enables designers to integrate the latest functionality into SoCs for the mobile and consumer markets."

The solution is available in 16nm FinFET processes, with availability in 28nm processes scheduled for early 2015.

DesignWare MIPI D-PHY

DesignWare MIPI IP solutions. Source: Synopsys

Article Comments - Synopsys D-PHY slashes PCB area, pow...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top