Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

Effects of copper stress on smart power technology

Posted: 09 Oct 2014 ?? ?Print Version ?Bookmark and Share

Keywords:SPT7? smart power? over-voltage? recrystallisation? copper?

SPT7, a smart power technology developed by Infineon Technologies, suffered massive yield loss for over-voltage detection parameters. The yield loss is about 30 per cent, with a major cluster in the middle of the wafer when tested at 150C. However, only wafers produced in our Kulim plant encountered such issue, and the same design running in FAB1 was not affected.

?

?

?

Figure 1: FGA inFAB2 lot shows massive failure for over-voltage test, where the child lot FGA in FAB1 shows comparable results with FAB1 lots.

Figure 2: Wafer Bow measurement vs. over-voltage (left axis) and bandgap voltage (right axis) (a) pre anneal (b) post anneal 250C at ambient environment 45 minutes.

Figure 3: FGA annealing temp at 440C shows comparable results with FAB2 lots.

We then carried out further analysis through process block partitioning and loop lots to FAB1. It showed that our ECD block (forming gas annealing process FGA) contributed to a higher failure rate (figure 1). Split was performed on pre and post baked wafer to analyse the influence of temperature on these failing parameters. After anneal 250C, wafer bow will become tensile due to the recrystallisation of copper. The wafer bow measurement and test measurement was taken during the pre and post anneal process to analyse the correlation of temperature on stress and over-voltage measurement. The tensile stress induced by the copper recrystalisation cause the wafer bow to increase as shown figure 2. Furthermore, a temperature split was done in the FGA process, and tests at 400C (standard FGA temp), 420C, 430C and 440C were performed. The wafers were measured immediately after the annealing. The result showed that 440C is saturated and comparable with the RGB wafers as shown in figure 3.

Figure 4: C11 original layout, X15 partial power copper coverage of main bias on right side; X16 power copper coverage of main bias on left side.


1???2?Next Page?Last Page



Article Comments - Effects of copper stress on smart po...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top