Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Networks

FPGA mezzanine card features ADC, DAC capability

Posted: 20 Jan 2015 ?? ?Print Version ?Bookmark and Share

Keywords:VadaTech? FPGA mezzanine card? FMC? ADC? DAC?

VadaTech has rolled out an FPGA mezzanine card (FMC) that operates both as an ADC and DAC. The module is compliant to the VITA 57 specification and is intended for radar, LTE/broadband communications systems, ATE, physics and video/broadcast applications, indicated the company.

The FMC525 is a 14bit 5.7GSPS DAC and a 12bit 4GSPS ADC. The DAC core is based on a quad-switch architecture that enables dual-edge clocking operation, effectively increasing the DAC update rate to 5.7GSPS when configured for Mix-Mode or 2x interpolation.

The input sampling clock can be via the front panel or the on board wide-band PLL. The FMC225 has a trigger input that is routed to the FMC connector. The analogue input/output, clock input and trigger inputs are routed via SSMC connectors.

Article Comments - FPGA mezzanine card features ADC, DA...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top