Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Non-volatile memory IP claims notable die cost reduction

Posted: 30 Jan 2015 ?? ?Print Version ?Bookmark and Share

Keywords:Synopsys? NVM IP? CMOS? BCD process? TSMC?

Synopsys Inc. has released the DesignWare Medium Density Non-Volatile Memory (NVM) IP family that promises to fill the gap between lower bit count NVM and flash memory, without the additional masks or processing steps, leading to a 25 per cent die cost reduction. The NVM IP claims to provide up to 64KB of on-chip memory and cuts the need for external EEPROM or flash memory when integrating MCUs in analogue IC designs for smart sensors, power management and touchscreen controller applications, detailed the company.

The DesignWare Medium Density NVM IP products bring flash functionality to 5V CMOS and BCD process technologies, where embedded reprogrammable NVM is needed. Error checking and correction functionality provides additional system reliability and reduces implementation efforts. The NVM IP promises to deliver more than 5X the density compared to lower bit-count NVM solutions and offers 40ns access time, providing fast read times and real-time computing. Validated through rigorous characterisation, qualification and reliability testing in Synopsys labs, the NVM IP supports temperature ranges from -40C to 125C with 10 years of data retention.

The DesignWare Medium Density NVM IP is available to early adopters in TSMC 180nm 5V CMOS and BCD process technologies.





Article Comments - Non-volatile memory IP claims notabl...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top