EDA/IP??


Marvell unveils novel interconnects, memory architectures
Keywords:Marvell? interconnect? memory? DRAM? ISSCC?

MoChi and FLC could be used in tandem in future 2.5D chip stacks, Sutardja said.
Low miss rates and thin laptops

FLC delivers decent cache miss rates, according to Marvell's initial tests.
The MoChi interconnects could enable the long held vision of $100 laptops for developing markets, Sutardja added.

- Rick Merritt
??EE Times
Related Articles | Editor's Choice |
Article Comments - Marvell unveils novel interconnects,...
Visitor(To avoid code verification, simply login or register with us. It is fast and free!)
?
Top Ranked Articles
?
Webinars
Visit Asia Webinars to learn about the latest in technology and get practical design tips.