Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Verification IP for DDR4 3DS allows higher-density DRAMs

Posted: 15 May 2015 ?? ?Print Version ?Bookmark and Share

Keywords:Synopsys? DRAM? protocol analyser? verification IP? DDR4 3D Stacking?

Synopsys Inc. has unveiled a verification IP (VIP) for the DDR4 3D Stacking (3DS) specification based on its native SystemVerilog UVM architecture. Geared for ease of integration and configurability, the VIP for DDR4 3DS supports all JEDEC commands and offers pre-built DIMM (UDIMM, RDIMM, LRDIMM) models with protocol and timing checks, including support for memory vendor and the JEDEC standard part configurations.

Synopsys' VIP for DDR4 3DS is natively integrated with its Verdi protocol analyser, offering a graphical protocol-aware debug environment that synchronizes memory transactions with signals. Complete with verification plans and built-in coverage, Synopsys' VIP for DDR4 3DS accelerates verification closure for designers of next-generation memory interfaces that require higher capacity and performance and reduced power to support enterprise computing devices, servers and data centres.

"The next generation of EZchip's multicore processors, the TILE-Mx, is optimised for high-performance networking applications and supports multiple DDR4 interfaces for up to 1TB of memory. A fundamental part of the new processor solution is high-performance and high-density DDR4 3DS LRDIMM," said Erez Shaizaf, director of VLSI at EZchip Semiconductor Ltd. "Synopsys VIP for DDR4 3DS is easy to use and provides the pre-defined LRDIMM model with comprehensive checks and coverage. The new VIP will enable us to close verification of the next-generation memory interfaces faster."

"As an active contributing member of the JEDEC, we have closely collaborated to develop DDR4 3DS VIP that allows leading-edge memory design teams to address the increasingly demanding process of protocol verification. The new VIP accelerates verification closure and time to market," said Debashis Chowdhury, VP of R&D for the Synopsys Verification Group. "The release of Synopsys' VIP for DDR4 3DS demonstrates the results of our continued collaboration with SoC market leaders to enable increased design quality and faster, more complete verification closure."

Synopsys VIP for DDR4 3DS is available, as well as being included in the Synopsys VIP Library and the Verification Compiler products.





Article Comments - Verification IP for DDR4 3DS allows ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top