Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

FD-SOI development programme targets low-power apps

Posted: 12 Jun 2015 ?? ?Print Version ?Bookmark and Share

Keywords:CEA-Leti? STMicroelectronics? design platform? IC design? multi-project wafer?

CEA-Leti has revealed its partners for its Silicon Impulse FD-SOI development programme that aims to broaden the use of FD-SOI for low-power applications. The collaborative design platform intends to give participants a comprehensive IC technology platform complete with IC design, advanced intellectual property, emulator and test services along with industrial multi-project wafer (MPW) shuttles.

Announced at DAC together with initial partners Presto Engineering, Cortus, Mentor Graphics, CMP, STMicroelectronics, Dolphin Integration and CEA-List, the development programme includes a network of design services and facilities focused on accelerating development of products for today's and tomorrow's devices that require low-power use.

These include energy-efficient computing systems, Ultra-Low-Power (ULP) Internet of Things (IoT) devices and robust and reliable applications in harsh environments. The platform leverages the competencies and expertise of the CEA-Leti and CEA-List institutes and Leti's industrial partners, which comprise a wide spectrum of technical and application knowledge.

Silicon Impulse is expected to significantly reduce development time and speed industrialisation through a network of FD-SOI experts and access to a strong industrial supply chain. In addition, CEA-Leti is planning to use its research & development license from ARM to demonstrate various energy-efficient processor implementations in FD-SOI for its IoT development platform.

The FD-SOI ecosystem also includes Synopsys, with its rich portfolio of proven DesignWare IP products and EDA tools for the FD-SOI design community. Silicon Impulse is in discussion with Synopsys to join the programme in order to further extend the programs reach.

With the programmes flexible format, Silicon Impulses involvement can be limited to architectural consulting or extended to developing and delivering the whole system or anything in between.

It can help innovators with their projects from concept through production hand-off. Companies can receive architectural advice and have their products shaped from a very high level, including a feasibility study and recommendations on how to implement the system.

Leti and its partners can also provide foundation IP or more complex system level IP blocks, RF, NVM, N/MEMS, 3D components and any other advanced technology to shape a unique, yet manufacturable product. At another level, Leti and List could provide embedded software to complete the whole product.

MPW shuttles are provided to open the doors to a wider set of users and projects, enabling innovators to test their ideas, especially mixed-signal, analogue or RF technologies or any new IP that would require silicon validation in FD-SOI.

The first 28nm FD-SOI MPW is planned for February 2016 to be processed at STMicroelectronics site in Crolles, near Grenoble.

- Julien Happich
??EE Times

Article Comments - FD-SOI development programme targets...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top