Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

TSMC heats up 10nm engine, preps 16nm for 2017

Posted: 21 Sep 2015 ?? ?Print Version ?Bookmark and Share

Keywords:TSMC? FinFET? 16nm? 10nm? 7nm?

TSMC executives have revealed that it will begin early production on a 10nm process this year and 7nm in 2017. In between, the foundry giant will release a cost-reduced version of its 16nm process next year and a portfolio of specialty processes for the Internet of Things, automotive and sensors.

The roadmap suggests TSMC could leapfrog Intel to producing 10nm chips, although naming conventions for nodes these days hide the underlying details of the processes. What's more clear is TSMC has gotten off to a slow start with its 16nm FinFET process with close partners such as Xilinx saying they have taped out but not yet shipped their first chip in the process. Xilinx also plans to skip TSMC's 10mn process in favour of its 7nm node, a significant choice given Xilinx typically acts as a logic driver for new TSMC nodes.

In addition, TSMC announced plans for specialty RRAM and MRAM memories that would act as alternatives to embedded flash. It also gave an update on its integrated fan-out (InFO) process, a low cost chip stacking technology that will be in production in 2016 and reportedly will be used in Apple's next-generation handset, the iPhone 7.

"If anyone will push Moore's Law to the furthest extent, it will be TSMC," said Jack Sun, VP of R&D and CTO, TSMC.

Cadence full flow digital solution

TSMC's 10nm designs will need a new EDA flow with unified timing engines and optimisation algorithms, according to Cadence.

Sun and colleagues showed a stack of slides about TSMC's roadmap but would not provide them to the press or allow photography in the session, attended by several hundred partners and customers. Likewise it would not allow photos of a 10nm FinFET wafer or an InFO wafer with stacked 15mm2 DRAM it showed in a booth on its exhibit floor.

The 10nm ramp "is clearly for a new phone and the candidate is clear," said Handel Jones, principal of consulting firm IBS Inc.

Mike Demler, an analyst with the Linley Group, attended the event and provided his perspective: "Although the nominal gap in process nodes between Intel and TSMC appears to be narrowing, TSMC is not likely to catch up in terms of actual Moore's Law scaling any time soon. TSMC's 16FF+ process delivers only 20nm scaling, so they are still a generation behind Intel's 14nm in terms of actual die area. TSMC said that 10nm shrinks by 0.52x from 16nm, nearly identical to the 0.53x scaling that Intel achieved from 22nm to 14nm. So if they stay on schedule, in 2017 TSMC will be in production on a 10nm process that is equivalent to the 14nm technology that Intel began producing in 2Q15. At that rate, even though Intel has slipped 10nm to 2H17, they will remain at least a year ahead of TSMC."

TSMC made a working test chip in its 10nm FinFET process, said Sun. The process should deliver a 0.52x area scaling compared to 20nm and support either 18 per cent higher speeds or 40 per cent less power than TSMC's current leading-edge 16FF+.

1???2???3?Next Page?Last Page



Article Comments - TSMC heats up 10nm engine, preps 16n...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top