Global Sources
EE Times-Asia
Stay in touch with EE Times Asia

( File format: PDF, 134.0kB )
Integrated PNP/NPN Digital Transistors Array
ON Semiconductor Corp

This new option of Integrated Digital Transistors is designed to replace a discrete solution array of three transistors and their external resistor bias network. BRTs (Bias Resistor Transistors) contain a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT technolgy eliminates these individual components by integrating them into a single device, therefore the integration of three BRTs results in a significant reduction of both system cost and board space. This new device is packaged in the SC-74/Case 318F package which is designed for low power surface mount applications.
Integrated Design Reduces Board Space & Components Count Simplifies Circuitry Design Offered in Surface Mount Package Technology Pb-Free Package is Available

As the hyperlinked contents/websites are those of third parties, we cannot vouch for their accuracy or legitimacy.
Interviews & Viewpoints


Learn how senior executives are seeing the industry from interviews and contributed opinions.

Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

Back to Top