Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
?


( File format: PDF, 1125 KB )
TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point DSPs (Rev. D)
Texas Instruments

Description
The TMS320C672x is the next generation of Texas Instruments' C67x generation of high-performance 32-/64-bit floating-point digital signal processors. The TMS320C672x includes the TMS320C6727B, TMS320C6726B, TMS320C6722B, and TMS320C6720 devices.(1) Enhanced C67x+ CPU. The C67x+ CPU is an enhanced version of the C67x CPU used on the C671x DSPs. It is compatible with the C67x CPU but offers significant improvements in speed, code density, and floating-point performance per clock cycle. At 350 MHz, the CPU is capable of a maximum performance of 2800 MIPS/2100 MFLOPS by executing up to eight instructions (six of which are floating-point instructions) in parallel each cycle. The CPU natively supports 32-bit fixed-point, 32-bit single-precision floating-point, and 64-bit double-precision floating-point arithmetic. Efficient Memory System. The memory controller maps the large on-chip 256K-byte RAM and 384K-byte ROM as unified program/data memory. Development is simplified since there is no fixed division between program and data memory size as on some other devices. The memory controller supports single-cycle data accesses from the C67x+ CPU to the RAM and ROM. Up to three parallel accesses to the internal RAM and ROM from three of the following four sources are supported: Two 64-bit data accesses from the C67x+ CPU One 256-bit program fetch from the core and program cache One 32-bit data access from the peripheral system (either dMAX or UHPI) The large (32K-byte) program cache translates to a high hit rate for most applications. This prevents most program/data access conflicts to the on-chip memory. It also enables effective program execution from an off-chip memory such as an SDRAM. High-Performance Crossbar Switch. A high-performance crossbar switch acts as a central hub between the different bus masters (CPU, dMAX, UHPI) and different targets (peripherals and memory). The crossbar is partially connected; some connections are not supported (for example, UHPI-to-peripheral connections). Multiple transfers occur in parallel through the crossbar as long as there is no conflict between bus masters for a particular target. When a conflict does occur, the arbitration is a simple and deterministic fixed-priority scheme. The dMAX is given highest-priority since it is responsible for the most time-critical I/O transfers, followed next by the UHPI, and finally by the CPU. dMAX Dual Data Movement Accelerator. The dMAX is a module designed to perform Data Movement Acceleration. The Data Movement Accelerator (dMAX) controller handles user-programmed data transfers between the internal data memory controller and the device peripherals on the C672x DSPs. The dMAX allows movement of data to/from any addressable memory space including internal memory, peripherals, and external memory. The dMAX controller includes features such as the capability to perform three-dimensional data transfers for advanced data sorting, and the capability to manage a ......
Features
C672x: 32-/64-Bit 350-MHz Floating-Point DSPs Upgrades to C67x+ CPU From C67x? DSP Generation: 2X CPU Registers [64 General-Purpose] New Audio-Specific Instructions Compatible With the C67x CPU Enhanced Memory System 256K-Byte Unified Program/Data RAM 384K-Byte Unified Program/Data ROM Single-Cycle Data Access From CPU Large Program Cache (32K Byte) Supports RAM, ROM, and External Memory External Memory Interface (EMIF) Supports 133-MHz SDRAM (16- or 32-Bit) Asynchronous NOR Flash, SRAM (8-,16-, or 32-Bit) NAND Flash (8- or 16-Bit) Enhanced I/O System High-Performance Crossbar Switch Dedicated McASP DMA Bus Deterministic I/O Performance dMAX (Dual Data Movement Accelerator) Supports: 16 Independent Channels Concurrent Processing of Two Transfer Requests 1-, 2-, and 3-Dimensional Memory-to-Memory and Memory-to-Peripheral Data Transfers Circular Addressing Where the Size of a Circular Buffer (FIFO) is not Limited to 2n Table-Based Multi-Tap Delay Read and Write Transfers From/To a Circular Buffer Three Multichannel Audio Serial Ports Transmit/Receive Clocks up to 50 MHz Six Clock Zones and 16 Serial Data Pins Supports TDM, I2S, and Similar Formats DIT-Capable (McASP2) Universal Host-Port Interface (UHPI) 32-Bit-Wide Data Bus for High Bandwidth Muxed and Non-Muxed Address and Data Two 10-MHz SPI Ports With 3-, 4-, and 5-Pin Options Two Inter-Integrated Circuit (I2C) Ports Real-Time Interrupt Counter/Watchdog Oscillator- and Software-Controlled PLL Applications: Professional Audio Mixers Effects Boxes Audio Synthesis Instrument/Amp Modeling Audio Conferencing Audio Broadcast Audio Encoder Emerging Audio Applications Biometrics Medical Industrial Commercial or Extended Temperature 144-Pin, 0.5-mm, PowerPAD? Thin Quad Flatpack (TQFP) [RFP Suffix] 256-Terminal, 1.0-mm, 16x16 Array Plastic Ball Grid Array (PBGA) [GDH and ZDH Suffixes] C67x, PowerPAD, TMS320C6000, C6000, DSP/BIOS, XDS, TMS320 are trademarks of Texas Instruments. Philips is a registered trademark of Koninklijki Philips Electronics N.V. All trademarks are the property of their respective owners.

Related Datasheets
Part Number Description Category
? ?PCM4204 PCM4204: High Performance 24-Bit, 216kHz Sampling Four-Chan Audio A/D Converter (Rev. A) Passives - Filters, Oscillators and Resonators
? ?TMS320C6455 TMS320C6455 Fixed-Point Digital Signal Processor (Rev. H) EDA - IC Design
? ?TMS320C6711D TMS320C6711D Floating-Point Digital Signal Processor (Rev. B) EDA - IC Design
? ?TMS320C6713B TMS320C6713B Floating-Point Digital Signal Processor (Rev. B) EDA - IC Design
? ?TMS320C6722B TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point DSPs (Rev. D) EDA - IC Design
? ?TMS320C6726B TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point DSPs (Rev. D) EDA - IC Design
? ?TMS320C6727B TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point DSPs (Rev. D) EDA - IC Design
? ?TMS320DM355 TMS320DM355 Digital Media System-on-Chip (DMSoC) (Rev. D) EDA - IC Design
? ?TMS320F28335 TMS320F28335, F28334, F28332, F28235, F28234, F28232 DSCs (Rev. C) EDA - IC Design



As the hyperlinked contents/websites are those of third parties, we cannot vouch for their accuracy or legitimacy.
Interviews & Viewpoints

Talk

Learn how senior executives are seeing the industry from interviews and contributed opinions.

Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top