Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > 0-In Clock-Domain Crossing

0-In Clock-Domain Crossing Search results

total search4 articles
2004-06-08 0-In tools support Accellera SystemVerilog 3.1a
0-In Design Automation announced products within its Archer Verification system that provide support for Accellera's SystemVerilog 3.1a design constructs and IEEE-1076 VHDL
2004-05-18 0-In tool verifies metastability effects
Claiming a "breakthrough" solution for the automatic verification of metastability effects, 0-In Design Automation is preparing Archer CDC-FX, an addition to its clock-domain crossing (CDC) verification tool.
2003-01-31 0-In pumps up assertion-based verification suite
Armed with two new products and new technology, 0-In Design Automation is rolling out version 2.0 of its assertion-based verification suite
2006-08-10 MediaTek adopts Mentor's CDC methodology for digital media chipsets
Mentor Graphics Corp. announced that MediaTek Inc. has selected the 0-In clock-domain crossing solution for its verification methodology.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

Back to Top