- Article
(12) -
Forum
(0) -
Blog
(0)
total search12 articles
| 2002-03-04 | 3GIO, RapidIO interconnect camps seek common ground The Intel-led 3GIO working group and the Motorola-backed RapidIO consortium have taken the first tentative step to forging some interoperability between their competing interconnect technologies. |
| 2002-03-08 | Xilinx FPGAs integrate PowerPC processor The Virtex-II Pro FPGAs support up to four 300MHz PowerPC 405 processor cores and incorporates RocketIO multi-gigabit serial transceivers, as well as Active Interconnect, BlockRAM, and clock management features. |
| 2002-09-11 | QLogic HBAs to support latest interconnect standard QLogic Corp. plans to develop host bus adapters that support PCI Express, a next-generation interconnect standard the company helped develop along with nearly 30 other companies. |
| 2002-12-02 | In tweaking designs, keep forklifts parked far away Design engineers may want to start from the ground up in facing new design challenges, but most companies prefer an evolutionary approach. |
| 2003-04-04 | 0-In releases monitor for PCI Express 0-In Design Automation has released a new CheckerWare Monitor for the PCI Express standard. |
| 2002-05-29 | PCI Express may alter PC interconnect landscape As engineers start preparations for the arrival of PCI Express (formerly 3GIO), predictions vary on the extent of change that the fast serial interconnect will bring to the architectural landscape of the PC. |
| 2002-04-17 | Xilinx floats Aurora serial protocol Xilinx Inc. has proposed a new point-to-point serial link protocol dubbed Aurora for use in high-speed networking gear, HDTV broadcast systems, blade servers and storage subsystems. |
| 2002-01-08 | Tektronix oscilloscope boasts 6GHz operation The TDS6604 digital storage oscilloscope (DSO) is a 2G high-performance SiGe instrument that provides up to 6GHz bandwidth and simultaneous 20GSa/s sampling rate on two channels. |
| 2002-05-02 | NEC adds L2 cache, DRAM controller to Vr processor NEC Corp. has taken the wraps off a MIPS-based 64-bit embedded processor that integrates Level 2 cache and a DRAM controller, both equipped with error-correction coding features. |
| 2004-03-22 | Mentor's Rhines predicts PCB retooling The PCB tools segment of the EDA industry is seen today as a mature, consolidated and somewhat stagnant market, but it's going to liven up soon, according to Mentor Graphics CEO Wally Rhines. |
| 2002-05-27 | Intel drops plans for InfiniBand silicon Intel Corp. has abandoned plans to provide InfiniBand silicon and will instead rely on third-party host control adapters that will be tied to future Intel server chip sets using the I/O standard. |
| 2002-03-05 | 'Prescott,' 'Banias' processors to debut in 2003 The company has announced a 2003 release for its next-generation desktop processor code-named "Prescott." This was announced, along with several other upcoming products, in the recently concluded Intel Developer Forum in San Francisco. |
--- total search 12 articles, total 1 pages, The 1 Page ---
1Bloggers Say
See what engineers like you are posting on our pages.
All rights reserved.