Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > ChipSync

ChipSync Search results

?
?
total search4 articles
2006-03-16 Xilinx releases Virtex-4 FPGA based DDR2 reference design
Xilinx announced the immediate availability of the Virtex-4 FPGA based 667Mbps DDR2 reference design delivering high bandwidth and reliable memory interface solution.
2006-02-06 Xilinx announces new DDR2 reference design
Xilinx's DDR2-SDRAM interface uses the Virtex-4 ChipSync technology, a run-time calibration circuit that improves design margins and overall system reliability while reducing design cycles.
2007-12-06 Virtex-5 FPGA solutions fit SPI-4.2, SFI-4.1 interfaces
Xilinx has announced complete solutions for the Optical Internetworking Forum (OIF) SPI 4.2 and SerDes Framer Interface (SFI) 4.1 standards, the industry's highest performance channelized packet interfaces.
2006-05-31 New FPGA family from Xilinx offers 30 percent increased performance
Xilinx unveiled its latest family of FPGAs, which is said to be built upon the industry's most advanced 65nm triple-oxide technology, new ExpressFabric technology and ASMBL architecture.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top