Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > DDR2 interface

DDR2 interface Search results

total search282 articles
2006-09-20 DDR2 IP from Cadence speeds design process
Cadence Design Systems has announced the availability of an IP portfolio intended to enable engineers to optimize DDR2 interfaces on PCBs and expedite the design process
2007-05-14 DDR2 IP and configurability
The process of creating a PHY for a specific design is unique to every chip. The planning process traditionally starts with the pad frame design, although designs for the package and even the PCB can precede it.
2010-12-06 Create wider memory interface with MCB
Learn how to merge the operation of two or more memory controller blocks to implement effective 32-bit or wider memory interfaces.
2008-04-25 Basic application loading over the serial interface for the DaVinci TMS320DM644x
This TI application report describes two related pieces of software that are used together to download an application over the DM644x UART0 serial interface and run it out of the ARM internal memory
2011-08-03 ARM926-based MCUs use DDR2 memory
Atmel has released five new additions to its Atmel SAM9 ARM926-based family of MCUs that integrates DDR2 memory, NAND flash and dual 10/100 Ethernet
2007-01-10 ARM DDR1/2 memory interface supports TSMC 90nm process
ARM has announced the availability of the ARM Velocity DDR1/2 memory interface in its Artisan physical IP family to support TSMC's 90nm general-purpose process
2009-08-03 400MHz ARM9-based MPUs support DDR2
Atmel Corp. has unveiled the first member of a series of 400MHz ARM926 embedded microprocessors that support second generation DDR2
2011-03-31 Embedded box PCs offer configurable interface
Kontron's Embedded Box PCs are developed to operate in tough environment conditions and are ideal for industrial applications.
2009-02-11 DDR3 SDRAM memory interface termination and layout guidelines
DDR3 SDRAM offers features designed to improve signal integrity of increased bus speed.
2011-03-18 New spec doubles NAND standard speed
Designed for NAND-based devices, the new ONFI 3.0 standard uses the non-volatile DDR2 interface to achieve speeds of up to 400MB/s, doubling the current NAND interface transfer rates.
2010-04-15 A/V decoders handle up to eight video streams
Conexant Systems has released a new family of multichannel A/V decoders targeted at video surveillance systems with digital video recording capabilities, video capture cards and motion sensors.
2007-10-12 XDR DRAM transfers data at 9.6GBps
Elpida Memory and Rambus claim the industry's fastest DRAMthe 512Mbit, 4.8GHz XDR DRAM, with a data transfer rate of 9.6GBps.
2011-04-20 VPX boards pair for high performance computing
Acromag's VPX boards feature a Virtex-5 FPGA with multiple high-speed memory buffers and a high-throughput PCIe interface
2010-03-09 Virtex-5 USB delivers 32Mbit flash, 200 user I/Os
Opal Kelly offers is the fastest FPGA USB 2.0 integration module based on Xilinx Virtex-5 FPGA and delivers 256Mbyte DDR2, 36Mbit SRAM, 32Mbit flash and up to 200 high-speed user I/Os
2007-01-30 Tundra PowerPC host bridge cuts system cost
Tundra's Tsi110 host bridge offers an optimized performance/power solution when designed in conjunction with lower frequency, lower power PowerPC processors.
2007-09-03 To bridge or not to bridge: When, why to go PCIe-native
It's never easy for designers to decide whether to use a PCIe bridge or develop PCIe-native solutions. They need to weigh factors such as time-to-market, development and manufacturing costs, performance, connectivity, and feature-set enhancements.
2007-03-21 TI DSPs deliver 4800MMACs for telecom apps
TI announced it is sampling two new DSPs capable of 4800MMAC peak performance at 600MHz for telecom enterprise gateway and IP-PBX products.
2005-12-21 Synopsys expands DesignWare MSIP portfolio
Synopsys expanded its DesignWare MSIP portfolio with interface cell libraries to include application-specific memory I/Os designed to support DDR/DDR2 and Mobile DDR SDRAM.
2007-06-01 SoC suits high-performance car navigation systems
Renesas Technology Corp. rolled out the SuperH family SH7775, an SoC solution designed for high-performance car information systems such as car navigation systems.
2009-06-18 Single board computer consumes only 5W
Adlink Technology Inc. is offering the CoreModule 730 embedded processor, based on the ultralow power Intel Atom Z510 and Z530 processors at 1.1GHz and 1.6GHz, respectively, which sets a new efficiency standard for tiny rugged computers by using the new SUMIT expansion interface
2008-11-13 Sharc DSPs boost memory capacity
Analog Devices has announced the ADSP-2164x, the fourth-generation of its Sharc floating-point DSPs, offering two times performance boost over earlier Sharc DSP and a 60 percent increase in on-chip memory capacity.
2008-04-18 SBC loads the equivalent of five PC/104 I/O modules
Diamond Systems' Neptune SBC incorporates the equivalent of five PC/104 I/O modules on a single board, and occupies a 115mm x 165mm EPIC footprint.
2008-02-28 S2C equips Virtex logic module with USB-enabled runtime control
S2C has released its third-generation rapid SoC prototyping tool, the Dual Virtex-5 TAI Logic Module equipped with two Xilinx LX series Virtex-5 FPGAs, which supplies up to 6.6 million ASIC gates of capacity.
2007-08-08 Robust CPU module suits multimedia applications
A high processing performance, unique multimedia features and extreme low power consumption are the outstanding capabilities combined in the CPU module EXM32-AU1250 from MSC Vertriebs.
2005-03-22 Rambus opens design center in Bangalore, India
Memory interface licensing company Rambus Inc. opened a design center in Bangalore aimed at expanding its design operations and better serving its customers in Asia, who account for half the company's sales
2007-10-19 Rambus memory controller runs at 1,600MHz
Rambus Inc. has introduced its memory controller interface solution for DDR3 DRAM that provides PHY interface between the controller logic and DRAM devices for data rates of up to 1,600MHz
2006-11-21 Rambus India achieves first silicon success
Rambus announced it has released the first PHY high-speed interface design from its Bangalore India Design Center
2009-02-25 Plug and Play IP goal remains "elusive" or is becoming tangible?
DesignCon's IP Selection panel essentially painted the view that plug and play IP remains 'elusive.' Here is my view that this goal is becoming tangible.
2005-01-18 Philips' registers tailored for memory-intensive apps
Royal Philips Electronics announced a new family of high-speed registers for memory-intensive apps.
2009-10-02 Non-volatile RAM delivers up to 800MHz
AGIGA Tech's non-volatile RAM system delivers speeds up to 800MHz with peak transfer rates equivalent to DRAMs.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

Back to Top