Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > DRAM-on-logic stacks

DRAM-on-logic stacks Search results

?
?
total search1 articles
2013-01-24 Imec, Cadence team up for DFT solution for 3D memory
Cadence's and imec's solution includes generation of DRAM test control signals in the logic die and inclusion of the DRAM boundary scan registers test access mechanisms of the 3D test architecture.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top