Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > EDA tools

EDA tools Search results

?
?
total search1410 articles
2011-03-02 Zuken zooms to No. 2 of top PCB EDA vendors list
Gary Smith EDA has included Zuken's maintenance revenues in its new revenue reports, enabling the Japanese firm to grab the No. 2 spot on the list of top PCB EDA tool vendors in 2009
2005-06-14 You can do better, survey tells EDA
More than 1,000 EDA tool users are handing their vendors a report card at the Design Automation Conference here this week, and the grades can best be described as incomplete
2010-02-05 What's in EDA crystal ball
I>EE Times presents a discussion with EDA pundits Walden Rhines, Gary Smith, and Joseph Borel on their estimates and predictions for this year's EDA market
2000-09-01 Web-based EDA tools come to Asia
We can shop for clothing and record albums over the Internet; we can order food, and even have love affairs! Why not design ICs? This was the underlying theme at the recently concluded Design Automation Conference (DAC 2000) in Los Angeles. Look, for example, at the thinking process harnessed by Barcelona Design Systems.
2006-09-18 U.S. EDA monopoly may wane
Recent developments in Europe may challenge U.S. dominance over EDA in years to come
2015-02-20 Two sides of the coin: IP vs EDA
While there are many synergies between intellectual property (IP) and electronic design automation (EDA), fundamentally, these two are different businesses and technologies
2013-06-04 TSMC certifies Mentor EDA tools for 16nm FinFET
Mentor Graphics design and verification tools get certified for TSMC's 16nm FinFET process node. The companies also detailed their continued collaboration on 20nm physical verification kit optimisations
2002-11-05 TSMC adopts Synopsys EDA tools
TSMC has qualified Synopsys Inc.'s signal integrity suite to address the design methodology for its 130nm and 90nm process technologies.
2002-06-14 Tools are the bottleneck, says EDA panel
Users and vendors on a DAC panel designed to point out design flow bottlenecks identified EDA tools as the most culpable.
2000-02-11 Timing-Driven Flow (TDF) SLI ASIC design flow with commercial EDA tools
The Timing-Driven Flow (TDF) is the first state-of-the-art design methodology based on open EDA tools and standards to successfully address the challenge of deep sub-micron timing convergence. Without TDF it is not uncommon for a high-gate-count, high-complexity design with tight timing specifications to go through 10-20 iterations between synthesis and layout and still fail to meet timing. This application note describes the function of the TDF in an ASIC application.
2011-04-01 The unfulfilled dream of a grand, unifying EDA database
Conceptualized as the solution to the problem of tool interoperability over a decade ago, the idea of a unifying open-source database for EDA has yet to be realized
2004-05-14 System EDA firm raises $3M for expansion
Beach Solutions Ltd, a developer of system-level EDA tools, has raised $3 million to help expansion in the U.S., the company said Monday, May 10, 2004.
2004-12-30 Synopsys shift caused EDA decline, analysts say
A move by Synopsys towards subscription licenses was the primary reason for the EDA industry's revenue decline in the third quarter of 2004, according to two analysts
2003-10-01 SynApps customizes its tools for users
Following an unusual business model, SynApps Software Corp. leverages in-house technology to offer customized EDA tools that perform static timing analysis, synthesis, placement, clock tree synthesis and simulation.
2004-01-08 Study eyes pickup in design and EDA
Design activity is likely to pick up this year, with a corresponding increase in demand for EDA tools, according to a study by RBC Capital Markets.
2002-09-10 Study downplays India's EDA, fabless forays
A survey of India's software industry has identified opportunities for the country's IC designers while cautioning the industry against adopting fabless chip-making models or attempting to break into the EDA tool market
2007-01-29 SiP lacks EDA tool support
System-in-package (SiP) may be an increasingly attractive alternative to SoCs, but EDA tool support is sorely lacking
2007-01-17 Sigrity ports signal integrity tools to Linux platforms
Sigrity Inc. has ported its power and signal integrity tools to 64-bit Linux platforms, promising to speed signal-integrity analysis for chip, package and board applications
2004-03-29 Shanghai ICC picks out Aldec as EDA tool provider
Aldec Inc., provider of mixed-language simulation and advanced design tools for ASIC and FPGA devices, has been selected as the recommended verification solution source at the Shanghai IC Center (Shanghai ICC) in China
2013-08-07 Sematech, Silvaco to co-develop advanced modelling tools
The collaboration between Sematech and Silvaco will forward the development of advanced modelling tools for the next generation of semiconductors
2001-06-01 Scripts bind EDA tools
Different EDA recommendations/innovations are emerging to answer the needs of manufacturers and OEMs
2005-05-17 Samsung prepares in-house EDA tools to link design, process
Samsung Electronics Co. Ltd has chosen to develop two diagnostic EDA tools in-house and it estimated their application would save the company $30 million in development costs each year.
2002-07-01 RTL, gate-level tools fill out floor plan flow
IC tool startup InTime Software launches an RTL and a gate-level floor planner to complement its architectural-level floor planner.
2009-02-06 Rhines: EDA innovation will continue
Mentor Graphics chairman and CEO Walden Rhines stuck a positive note presenting data that he said debunked many commonly held pessimisms about EDA and the broader semiconductor industry
2008-02-26 Rhines on EDA: End 'endless verification
Walden Rhines of Mentor Graphics calls for a combination of formal methods, TLM techniques and intelligent testbenches to lower the cost of design verification.
2005-08-01 RF IC tools still seeking paths to silicon
Complicated by multiple modulation schemes, RF tools have become proficient at simulating behavior on an architectural level
2013-07-30 Reduce SoC power use without high-level EDA tools
Read about several situations where high level design tools are not useful and are sometimes a hindrance
2006-03-16 Primitive tools slow analog/digital integration
With the right tools, the job of integrating high-performance A/D circuits on the same SoC could be easier
2008-01-02 Presenting an EDA success story
The success of SpringSoft Inc. the leading EDA player in the Asia-Pacific, demonstrates a very special and precious story. Martin Lu, chairman and CEO, attributes their success to two important factors: right product positioning and the realization of a designer-centered concept
2003-02-07 Placement tools criticized for hampering IC designs
Current IC placement algorithms leave so much excess wire that chip designs are essentially several technology generations behind where they could be, according to a recent paper by researchers at UCLA.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top