Stay in touch with EE Times Asia

GRL Search results

total search2 articles

2015-12-08	Anritsu rolls out high-speed serial bus receiver test sol'n The solution packs Anritsu's MP1800A BERT SQA and software by GRL that eases calibration so engineers can conduct high-quality reproducible receiver and jitter tolerance tests on high-speed devices.
2015-07-31	Synopsys DesignWare IP now compliant on TSMC's 16FF+ process Synopsys Inc. achieved compliance for a range of DesignWare IP on the TSMC 16nm FinFET Plus process including USB 2.0 and USB 3.0, PCI Express 3.1, HDMI 2.0, MIPI D-PHYSM and SATA IP solutions.

--- total search 2 articles, total 1 pages, The 1 Page ---

Bloggers Say

See what engineers like you are posting on our pages.