Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > IC emulation tool

IC emulation tool Search results

?
?
total search26 articles
2006-01-02 Startup promises DFM-aware IC router
Startup Pyxis Technology Inc. has announced plans to field a design-for-manufacturability-aware IC router
2006-05-01 Novas tool lets designer see data from debugging
This new type of tool set should help IC designers gain visibility into the signal values they really want to see
2006-12-21 IC verification users satisfied, survey says
Sixty percent of chip designers say they are satisfied with their IC verification environments according to a survey of more than 600 engineers sponsored by Emulation and Verification Engineering
2002-03-11 Verification tool enables rapid ASIC prototyping
Designed for creating ASIC and SoC prototypes using off-the-shelf FPGAs, the SpeedGate Direct System Verification environment addresses all hardware prototype creation and verification challenges.
2007-01-24 Emulator handles 100 million gates at 20MHz
EVE SA has developed what it touts as the largest and fastest IC emulation product to date. ZeBu-XXL handles up to 100 million gates at up to 20MHz, and it supports both hardware and software verification
2003-09-03 Startup eyes hard/software pre-silicon validation
A 15-person design automation startup staffed with verification veterans aims to make pre-silicon validation tools practical for the masses.
2011-01-20 ProVision gets a shot in the arm
JTAG Technologies has boosted the performance of its ProVision suite of boundary-scan development tools with the addition of 11 enhancements.
2007-01-15 Mentor, EVE settle infringement suit
Mentor Graphics Corp. and emulation provider EVE Corp. have settled a previously unpublicized patent infringement lawsuit, disclosed the two companies
2004-12-28 EDA revenues decline in third quarter
A falloff in North American revenues resulted in a 3 percent decline in EDA license and maintenance revenue in the third quarter of 2004, according to a report issued Wednesday (Dec. 22) by the EDA Consortium's Market Statistics Survey (MSS).
2003-09-29 EDA revenue growth returns, says EDAC
For the first time in over a year, the EDA industry has returned to positive year-over-year revenue growth, according to EDAC's MSS.
2007-10-01 Debug evolution transforms tools
Embedded systems designers are facing both gradual and abrupt changes in their debugging tools: tools are moving toward standardized, open systems and tool developers are adding wireless connections to embedded debug
2007-03-16 CPF-compliant tools aim for low power
Cadence Design Systems Inc. has added the Common Power Format to its existing logic design, verification and implementation tools.
2005-05-04 Cadence formal analysis claims ease of use
Cadence Design Systems is introducing this week Incisive Formal Verifier, a tool that aims to make it easy for IC designers verify assertions in RTL code
2004-04-12 Cadence comeback strategy tied to platforms
One year after Synopsys Inc. unseated Cadence Design Systems Inc. as the top revenue earner in the design automation industry, Cadence is gearing up for a comeback.
2002-07-10 Verification startup wants everyone to go 'formal'
null
2003-08-26 CML demo kits provide interface reference
The DE8781 and DE8782 demo kits from CML Microcircuits are PCB-based evaluation tools that provide interface reference designs.
2008-08-01 Multithreading comes undone
EDA vendors have struggled to meet the challenge of multicore IC design by rolling out multithreading capabilities for their tools. Nonetheless, the question cannot be ignored: Is multithreading the best way to exploit multicore systems effectively
2015-02-05 ARM, Synopsys join forces for next-gen mobile device designs
The team up will use the IC Compiler II place and route solution to enable superior implementation of power-efficient designs by delivering a reference implementation flow for the ARM Cortex-A72 processor
2014-12-11 Cypress BLE sol'ns achieve Bluetooth 4.1 qualification
The Bluetooth Low Energy solutions integrate a Bluetooth Smart radio, a 32bit ARM Cortex-M0 core with ultra-low-power modes, programmable analogue blocks and CapSense capacitive touch-sensing.
2003-12-01 Verisity plans manager for verification
To build its franchise beyond testbench generation tools, Verisity Ltd is developing what it calls an "intelligent testbench."
2011-06-03 Simulation products support TSMC's AMS reference
Magma Design Automation announced that TSMC has validated the Titan Mixed-Signal and FineSim simulation products for Analog/Mixed-Signal (AMS) reference.
2008-02-26 Rhines on EDA: End 'endless verification'
Walden Rhines of Mentor Graphics calls for a combination of formal methods, TLM techniques and intelligent testbenches to lower the cost of design verification.
2013-01-25 Reduce power estimation time from weeks to hours
Find out how to automatically generate a chip design's gate-level waveform from the RTL design environment without having to bring up the gate-level environment.
2012-08-15 Optimize dynamic power signature of digital ICs to reduce power noise
At advanced process nodes, the biggest hurdle to achieving power noise integrity lies in handling high frequency power demand.
2013-08-08 Creating hybrid FPGA/virtual platform prototypes
Know how to use the PCIe-over-Cabling interface in its HAPS-60-based system to create a new class of hybrid prototypes.
2007-02-01 Cadence deploys CPF in low-power design flow
Cadence Design Systems has added the Common Power Format (CPF) to its existing logic design, verification and implementation tools.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top