Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > IP core

IP core Search results

?
?
total search1788 articles
2004-08-13 Zoran agrees to use Norwegian 3D graphics core
Zoran Corp., a fabless chip company with a background in digital graphics and imaging chips, has formed a partnership with Falanx Microsystems AS, a licensor of graphics processing cores for mobile applications, Zoran said on August 10, 2004.
2005-09-09 Xilinx, IP supplier partner on single-FPGA H.264 video encoder
Claiming an industry first, programmable logic supplier Xilinx Inc. and intellectual property (IP) core supplier 4i2i Communications Wednesday (Sept. 7) launched a high-definition H.264 video encoder in a single field-programmable gate array (FPGA).
2002-04-18 Xilinx ships Gigabit Ethernet IP cores with serial interface
Xilinx Inc. has announced the addition of a gigabit serial interface option to its 1Gb (GMAC) and 10Gb (10 GMAC) Ethernet MAC IP cores for the Virtex-II Pro FPGAs, enabling designers of high-end networking and telecom systems that require higher bandwidth to move from parallel to serial interfaces
2002-07-18 Xilinx offers HyperTransport IP core for FPGAs
Xilinx Inc. has announced the availability of its HyperTransport single-ended slave IP core for use with the company's Virtex-II Platform FPGAs.
2003-02-05 Xilinx IP core supports PCI-X 2.0 Mode 1 spec
Xilinx is shipping a new IP core for use with its Virtex-II FPGAs supporting the PCI-X interface and operating at speeds up to 133MHz.
2005-09-21 Xilinx introduces FPGA IP core for controller area networks
Programmable logic provider Xilinx introduced early this week what it said was the first FPGA intellectual property core for implementing controller area networks in automotive designs
2005-03-22 Xilinx India R&D center develops programmable IP cores
Xilinx Inc. announced that its India development center, operated by CMC in Hyderabad, has created 12 IP cores in its first year of operation
2008-02-28 Xilinx EDK delivers no-fee peripheral IP cores
Xilinx has expanded its catalog of no-fee IP cores for designing embedded processing systems with Xilinx platform FPGAs
2004-02-24 Xilinx delivers Advanced Switching core
Xilinx said it is ready to start selling an IP core that will run the Advanced Switching standard on its high-end FPGAs.
2015-10-14 VeriSilicon to buy embedded GPU IP vendor
VeriSilicon said the addition of Vivante will provide a shot in the arm for its growing IP portfolio in a deal that will also increase VeriSilicon's exposure to the Tier One customer base
2003-04-16 Vendors must support IP reuse in SoC
The need for IP reuse will increase as design complexity grows to higher levels. This support structure forms an invisible layer that would make SoC/IP-ASIC engagements as seamless as possible
2003-06-03 UMC, Artisan co-develop PCI-Express PHY core
Semiconductor foundry UMC and Artisan Components Inc. have agreed upon a long-term IP collaboration focused on the development of a PCI-Express PHY IP core for UMC's 0.13?m chip designs.
2005-03-02 UMC 0.13?m HS process developed JMicron Serial ATA II PHY core
United Microelectronics Corp. (UMC) and JMicron Technology Corp. revealed that JMicron's Serial ATA (SATA) II PHY Technology has been developed and proven on UMC's 0.13?m HS (high speed) process.
2008-07-22 Two design IP cores simplify interface connection
eInfochips has launched two design IP cores designed to reduce networking interfaces and video surveillance chip development time and cost
2006-11-30 TurboConcept ports its WiMax IP on Lattice FPGAs
TurboConcept has ported and tested its TC1000-WiMAX, an 802.16 Convolutional Turbo Code decoder IP core, on Lattice's FPGA devices.
2008-08-05 Tuner IP cuts costs, minimizes risks for GPS developers
MIPS's silicon-proven GPS RF tuner IP integrates low-noise RF front-end for GPS receivers, enabling embedded system designers to reduce costs and time-to-market for next-generation GPS devices
2007-01-31 Tundra division rolls out Interlaken IP core
Silicon Logic Engineering, a division of Tundra Semiconductor Corp., has announced the development of a licensable Interlaken protocol IP core for use in ASIC or FPGA designs.
2003-06-05 TTPCom releases 802.11i IP core security extension
TTPCom Ltd expanded their 802.11 a/b/g core IP designs with the introduction of the 802.11i security extension.
2005-04-22 Toshiba adopts Arasan SD host controller IP core
The Standard SD Host IP supports MMC Ver. 3.31, SD Memory Card v1.01 and SDIO Card v1.10 and is compliant to the standard SD host controller specifications v1.00. Multi-Slot support and security features (CPRM) are available as options
2008-09-25 Tensilica users receive IP core supports from Aftek
Aftek Ltd, India-based IC design and embedded systems services house, has introduced three IP cores to support Tensilica users and speed up time-to-market of SoC design based on Tensilica processor cores
2010-02-12 Taiwan's IC Plus licenses MIPS processor IP
Taiwan-based IC Plus Corp. licensed the MIPS32 24KEf Pro synthesizable processor core for next-generation networking devices in the digital home
2007-07-05 Synopsys, UMC partner on 65/90nm connectivity IP
Synopsys announced that it has teamed with UMC to port the Synopsys DesignWare USB 2.0, PCIe, serial ATA and XAUI PHY semiconductor IP to UMC's 90nm and 65nm technologies
2002-10-18 Synopsys, OCP-IP codevelop SoC methodology
Synopsys Inc. and the Open Core Protocol International Partnership has announced the development of a SystemC modeling methodology for OCP-based SoCs
2006-05-04 Synopsys' configurable storage controller IP with CE-ATA support
Synopsys' configurable DesignWare Mobile Storage Host Controller IP is interoperable with the Microdrive 3K8 CE-ATA hard drive, facilitating adoption of the CE-ATA interface
2003-03-06 Synopsys DFT tool receives core add-on
Synopsys has integrated the SoCBIST add-on to its DFT Compiler for the creation of IP cores
2006-09-15 Synopsis announces verification IP for OCP interface
Synopsys said it developed verification IP for the OCP interface in response to customer demand for using its DesignWare Library and VCS Verification Library to verify systems and cores that utilize OCP
2005-06-08 SVD core generator speeds work on sensor array algorithms
Aimed at sensor array processing, AccelChip's new SVD core generator should cut development time for algorithms that contain SVD matrix inversion and factorization
2009-02-13 Still dreaming of a plug-and-play IP
Users continue to bemoan the dearth of standards and effective quality metrics that they say would help greatly in confidently selecting IP
2005-09-27 ST, Synopsys demonstrate SATA IP compatibility for 90nm
STMicroelectronics and Synopsys announced that they are working together to conduct Serial ATA (SATA) interoperability testing using ST's 90nm Multi-Interface PHY (MIPHY) physical layer interface macro-cell and Synopsys' DesignWare SATA host controller intellectual property (IP) core.
2005-09-23 ST, Synopsys conduct testing of SATA IP cores for 90nm tech
STMicroelectronics and Synopsys Inc. are working together to conduct Serial ATA (SATA) interoperability testing using ST's 90nm MIPHY (multi-interface PHY) physical layer interface macro-cell and Synopsys' DesignWare SATA host controller intellectual property (IP) core. Interoperability testing reduces integration risk and speeds time-to-market for designers integrating SATA functionality into their system-on-chip (SoC) designs.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top