Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > MachXO

MachXO Search results

?
?
total search9 articles
2005-07-22 New programmable device family combines CPLD, FPGA features
Lattice Semiconductor introduced MachXO, a new product family that combines the key features of complex programmable logic device (PLD) and FPGA technologies in a single device.
2006-10-13 Lattice launches automotive-grade CPLD line
Lattice Semiconductor announced that automotive versions of its ispMACH 4000Z CPLDs have been characterized and qualified to meet the certification requirements of the AEC-Q100 standard.
2010-11-10 FPGA design software updated
Lattice Diamond 1.1 extends support to MachXO and MachXO2 product families
2009-02-26 65nm FPGAs, clock ICs defy downturn
Seeking to grab share in a down market, Lattice has introduced its first 65nm FPGAs in the market and has expanded its family of differential clock distribution ICs. It also announced the availability of 15 new reference designs and a new development kit for its MachXO PLD family.
2011-12-15 Software promises speedier FPGA design
The Lattice Diamond design software targets high volume, cost- and power-sensitive applications.
2005-08-03 PLD vendor releases open IP core soft MCU
In a move to drive user development of its new 8-bit soft microcontroller core, Lattice is offering an open IP core license that eliminates the boundaries found in free reference designs that restricts the use of IP.
2006-05-10 PLD tool gets upgrade
Lattice Semiconductor announced the availability of its ispLEVER 6.0 programmable logic design tool suite.
2006-09-13 Lattice to debut 90nm FPGA, embedded IP core
Lattice Semi's new 90nm LatticeECP2 FPGA combines an efficient FPGA fabric with dedicated high-performance DSP blocks on-chip for high-volume, low cost applications.
2010-07-07 Design software delivers low-power, low-cost FPGAs
The Lattice Diamond FPGA Version 1.0 design software provides as set of tools and a modern user interface to enable designers to more quickly target low power, cost sensitive FPGA applications.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top