Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > MyHDL

MyHDL Search results

?
?
total search2 articles
2014-09-24 Designing UART in MyHDL and testing it in FPGA
In this article, we will learn how to capture our very own universal asynchronous receiver/transmitter design using MyHDL, a free, open-source Python library.
2014-10-28 Cx: New language for hardware design, verification
Cx is close enough to C in terms of syntax that it is easy to learn, and anyone with notions of C-like curly syntax should be able to read and understand Cx code. Find out more about it in this article.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top