Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > PDN

PDN Search results

?
?
total search20 articles
2013-06-03 Si2 set to unveil PDN Standard for 3D integrated ICs
The 3D IC Design Exchange Format Standard for Power Distribution Networks describes a unified interface protocol for both Power/Ground and signal ports for die-2-die and package-2-PCB interfaces.
2014-06-20 Guide to measuring PDN on a budget
While there are many excellent instruments for measuring power distribution network, we do not all have a budget that can support such an expense. However, there are other options available.
2015-07-02 Making SoC power grids more robust
Read about a methodology that results in a robust power grid structure. Along with the robust design techniques, this methodology results in better silicon results.
2014-09-08 High-speed design: Signal and power integrity
Here are some insights on the challenges, particularly in terms of simulation, posed by signal integrity and power integrity which are two critical topics in high-speed design.
2008-06-30 Signal integrity and reliable flash operations
The goal of this application note from Spansion is to highlight how signal integrity (SI) and the power delivery network (PDN) design tradeoffs can affect the robustness of a system, which in turn can directly impact the performance of an embedded flash operation.
2008-10-29 Fujitsu, Nokia Siemens partner to drive LTE services in Japan
Fujitsu and Nokia Siemens have partnered to jointly develop the Service Architecture Evolution (SAE) Gateway, including the Serving Gateway and the PDN Gateway, for the Super 3G project's Long Term Evolution (LTE) core.
2012-09-21 The golden age of simulation-driven design
Find out what it takes to design for reliability nowadays.
2012-12-21 Testing EPC for precise LTE/4G billing structures
Through a full EPC evaluation using test tools for all mobile network elements from layer 2-7, service providers can meet the high demands of LTE while simultaneously making profits.
2011-11-01 Team up offers eNodeB, EPC solutions
Cavium and Aricent have developed EPC frameworks and LTE eNodeB solutions for Cavium's Octeon II Multicore and the Octeon Fusion base station-on-a-chip processor families.
2011-11-14 RTL sol'n yields ultra low-power design
The RTL Power Model predicts IC power behavior at the RTL level with consideration for how the design is physically implemented.
2011-12-15 Prototyping: Virtual vs physical
Simulating and analyzing the products in software during the design process provides significant time-to-market and quality advantages over older practices of producing multiple physical prototypes and testing them in the lab.
2014-06-27 PCB design gets boost with software complements
Altium and In-Circuit Design collaborate to provide new extensions for Altium Designer, responding to challenges in high-speed design.
2012-08-15 Optimize dynamic power signature of digital ICs to reduce power noise
At advanced process nodes, the biggest hurdle to achieving power noise integrity lies in handling high frequency power demand.
2016-04-11 Machine learning methods is the future of chip routing
The recently concluded design contest of the International Symposium of Physical Design in the U.S. saw the introduction of machine learning of a power distribution network by NTU.
2013-04-15 How to recover lost yield
A systematic optimisation methodology may be used to shape the design's digital power noise signature, and counteract both dynamic voltage drop and on-chip noise to recover the lost yield.
2015-12-18 How to increase range in 2-port impedance measurements
Given their high DC gain, it is quite a challenge to measure the output impedance of wideband op amps. Learn how to overcome this problem with some simple techniques.
2009-12-14 Hitachi acquires Nortel network tech
With LTE demand expected to expand worldwide, Hitachi acquired Nortel's technology to quickly enter the LTE field.
2008-08-27 Cadence tool steps up IC package, SiP designs
The release of SPB 16.2, due in November of this year, from Cadence Design Systems, delivers advanced IC package/system-in-package miniaturization, design cycle reduction and DFM-driven design, along with a new power integrity modeling solution.
2011-08-29 Asia Pacific wireless packet core market up 40%
As a result of a surge in PDSN shipments in Asia Pacific, the market for wireless packet core, which includes evolved packet core (EPC), grew nearly 40 percent in Q2.
2009-09-22 Aricent, Cavium tie-up on LTE solutions
Aricent has announced an LTE evolved packet core development collaboration with Cavium Networks.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top