Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > PLLs

PLLs What is PLL? Search results

?
?
What is PLL?
A phase-locked loop or phase lock loop (PLL) is a control system which generates a signal that has a fixed relation to the phase of a "reference" signal. A PLL circuit responds to both the frequency and the phase of the input signals, automatically raisin
total search199 articles
2004-07-01 Speedy A/Ds demand stable clocks
Understanding the factors that affect converter accuracy will establish just how good a reference clock must be.
2004-07-01 SONET CMOS transceiver hits 10Gbps
Xignal develops a single-chip full-rate 4:1 Serdes chip consuming <1W in a standard 0.13?m CMOS technology.
2005-02-21 Software transforms many Windows-based realtime oscilloscopes
ASA's new software offers universality and multi-platform applicability.
2004-10-18 SMPTE transceivers eye professional video transport
Cypress builds family of high-speed video transceiver standards in quarter-micron BiCMOS process.
2007-12-07 Single-chip GbE router cuts chip count, BOM
Vitesse Semiconductor's G-RocX VSC7501 GbE router SoC enables Ethernet router makers to reduce chip count and associated BOM cost in high-speed broadband and wireless routers while gaining performance in a smaller, lower-power device.
2008-10-24 Simulation tool upgrades multicore architectures
Gemini Design Automation, an EDA start-up, has released its simulation technology with an objective of finding solutions to the challenge of verifying complex analog and mixed-signal designs.
2008-11-04 Simulation tech enhances mixed-signal designs
Gemini Design Automation, a new company focusing on the setbacks of verifying complex analog and mixed-signal designs, has launched a fast SPICE-accurate simulation technology specifically designed to leverage the throughput advantages of multicore computing.
2013-08-19 Silicon Labs unveils fully SyncE-compliant clock
The Si5328 is touted by the company as the industry's lowest jitter, lowest power and most frequency-flexible timing solution for high-speed networking equipment based on the SyncE standard.
2011-05-19 Silicon Labs seeks market leadership via one-stop timing shop
Silicon Labs hopes to rule the timing chip domain by growing market share in all segments, becoming a one-stop-shop for timing and oscillator chips, and offering timing technologies unavailable elsewhere.
2012-05-29 Signal chain basics: Understand spurious signals in high-speed DACs
Here's how to develop tactics and techniques for troubleshooting this likely problem.
2011-06-28 Semiconductor sales to reach double peak in 3Q12
Following the decline of the semiconductor sales over the past few months, Information Network has told the industry to watch out for the double peak in semiconductor sales in the third quarter of 2012.
2012-08-16 Semicon industry to suffer losses this year, says analyst
For this year, the most optimistic forecaster is Semico with a 6-8 percent growth forecast, while IDC is forecasting 4.6 percent and IHS at 4.3 percent.
2003-02-14 Seiko Epson VCSO provides direct oscillation at 3GHz
The EV-3104 VCSO from Seiko Epson Corp. provides direct oscillation and output in the 2GHz to 3GHz band.
2008-02-25 Scope tests PCIe Gen2 signals
LeCroy's SDA 13000 serial data analyzer is an oscilloscope that offers compliance testing and debugging of PCIe Gen 2 signals.
2003-10-13 Sandbridge adopts Barcelona analog solutions
Sandbridge Technologies Inc. has licensed Barcelona Design Inc.'s analog synthesis solution for the creation of PLL circuits.
2007-09-17 S3 tips 65nm mixed-signal IP chip
S3 has taped out and received silicon from the 65nm version of its licensable mixed-signal IP.
2011-10-14 Reduce yield fallout by avoiding over and under at-speed testing
Here's a look at the problems associated with SoC at-speed testing such as overtesting and under-testing. This article also provides suggestions on how to overcome them.
2004-04-13 QuickLogic touts 'power aware' tool
QuickLogic has revealed a "power aware" placement tool for its QuickWorks V9.6 development system.
2003-02-26 QuickLogic FPGA family draws 250?A during standby
The company's Eclipse-II FPGA family addresses the need of CPLD and ASIC designers while drawing 250?A of standby current.
2002-12-24 Qualcomm transceiver supports GSM, UMTS
Qualcomm Inc. has announced the availability of its radioOne RTR6250 transceiver/transmit IC, which supports dual-mode, quad-band GSM transceiver operations (GSM 850/900/1800/1900) and UMTS transmit operation for 1.9GHz and 2.1GHz.
2005-05-12 Programmable clock generators offer versatility, high-performance
Integrated Device Technology announced a new family of programmable clock generators that promises to address the evolving needs of next-generation clock networks.
2009-05-05 PMICs extend battery life, cuts BOM costs
Dialog Semiconductor has launched a family of power management ICs (PMICs) designed to optimize the power efficiency of applications using the Intel Atom processor Z5xx series
2006-05-02 PLL solution verifies complete closed loop noise
Xpedion announced GoldenGate, a transistor-level phase-locked loop solution for verifying complete closed loop noise and jitter.
2013-07-18 PLL circuit boasts 1Gb/s signal transmission rate
Gain ICs' phase locked loop circuit allows RF designs to return to single signal FM modulation techniques thus avoiding the noise issues and frequency spectrum crowding.
2010-08-10 Platform tapes out 180nm CMOS bus controller
Synopsys reports the tape out of a complex mixed-signal chip using the company's Galaxy Implementation Platform, including full-chip editing and final chip-finishing tasks.
2004-06-01 Picking the best solution for glue logic
Make a better product by choosing higher integration logic solutions in a single reprogrammable chip that help you make a better product.
2006-06-13 PCIe gets a version 2.0
The 2.5Gbps PCI Express interconnect is slowly shifting gears into a 2.0 version expected by the end of the year to double data rates.
2006-08-01 PCI Express takes aim at 5Gbps
The 2.5Gbps PCI Express interconnect will slowly shift gears into a 2.0 version by yearend. The new version will rev data rates to 5Gbps.
2003-06-16 PC, consumer apps get fast PLL macros
True Circuits Inc. launched two PLL macros enhanced with their LockNow technology.
2006-05-16 Oscillator aims MEMS at the mainstream
SiTime Corp. attempts to revolutionize the quartz-crystal industry with a silicon MEMS alternative that's completely compatible with standard CMOS processing.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top