Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > partitioning

partitioning Search results

?
?
total search371 articles
2007-01-16 Use smart partitioning in WiMAX radios
The appropriate partitioning of analog and digital functionality solves many of the issues related to integration of analog circuits on digital ASICs and results in faster time to market and longer time-in-market. It enables the optimization of the system to achieve high performance.
2004-11-01 Standard interface eases partitioning
Engineers opt for smart partitioning in wireless systems instead of integrating all components into a single system chip.
2002-09-16 Smart partitioning could be path to integration
The paper talks about the trade-offs of implementing RF inside the chip against surrounding the mainly digital chip with the needed RF circuits.
2014-12-03 Significance of partitioning for date centres (Part 2)
This instalment covers partitioning for IO virtualisation, how it is achieved, and the benefits that result in providing a more flexible and efficient infrastructure.
2014-12-02 Significance of partitioning for date centres (Part 1)
In this two-part series, we will consider some of the key places where we see partitioning technology utilised, and explore some of its impact and implications within the data centre.
2013-09-20 Select the appropriate Zigbee system partitioning
The choice of system partitioning has a considerable impact on the network performance, power consumption and cost of a ZigBee solution.
2007-04-10 Platform secures partitioning for multicore systems
QNX Software Systems unveiled the world's 'first' secure memory and CPU partitioning capability for multicore systemsQNX Secure Partitioning for Multi-Core Processors.
2004-10-01 Partitioning helps build system reliability
True partitioning should include not only protecting the kernel and application code, but also the communication stack.
2001-09-16 Partitioning and laying out mixed-signal PCBs
Component placement and partitioning, combined with routing discipline, are the keys to success in laying out a mixed-signal PCB梟ot the isolation of the ground planes.
2002-08-15 Mentor upgrades partitioning software
Mentor Graphics Corp. has updated the SpeedGate DSV in-circuit ASIC verification environment, to support multiple languages, and include distributed processing capabilities.
2001-05-15 Loop partitioning on the TMS320C6x
This application note describes the process used to develop loop partitioning for Texas Instruments' TMS320C6x DSP family.
2005-07-18 Implement component partitioning for system-in-package apps
SiP alternatives need broader supplier collaboration on system-partitioning decisions within the electronics food chain.
2014-11-26 Device tree partitioning for embedded software design
Here's look at a resource partitioning scheme for a multi-core embedded system, where the system under consideration contains multiple instances of embedded Linux, each running on a different set of cores.
2001-11-01 Classic system partitioning in Bluetooth design
Classic system partitioning configures Bluetooth as a subsystem, while programmable logic adds another dimension to the system partitioning equation.
2013-01-25 ASIC prototyping platform ready for design partitioning
S2C Inc.'s S2C Virtex-7 series TAI logic module is tooled to run high-frequency pin-multiplexing through LVDS interconnection bus to fit designs when partition to multiple FPGAs.
2007-06-18 Wireless specs expand options for MCUs
With all other forms of data communications going wireless, it is no surprise that control functions might follow suit; and now that wireless MCUs and derived products are beginning to enter the market in force, that effort is paying off.
2007-11-16 The multicore challenge for DSP vendors
There has been a lot of press lately about startup companies offering multicore DSP chips. What's less widely discussed is that large, established DSP chip vendors have been offering multicore DSP chips for years.
2002-02-16 System specs drive multiprocessor SoC
SoC design requires new tools and a different skill set than traditional ASIC chip design. The case study illustrates new challenges and describes methodologies to address them.
2005-11-29 Scalable file system puts safety first
null
2008-02-01 Perform low-power manufacturing test (Part 2)
Synopsys' Chris Allsup explores in this article two DFT methodologies that take advantage of recent advances in ATPG technology to automate the generation of low-power manufacturing tests.
1999-10-26 Parallel 1-D FFT implementation with TMS320C4x DSPs
The purpose of this application note is to investigate efficient partitioning/parallelization schemes for one-dimensional (1D) FFTs on the TMS320C40 parallel processing DSP. This document focuses on complex FFTs; however, the concepts used can be easily applied to real FFTs. This paper covers both Decimation-in-Time (DIT) and Decimation-in-Frequency (DIF) methods of computation to give flexibility in programming and to demonstrate the results of parallelization on both methods.
2014-04-14 Overcome challenges in FPGA-based prototyping
Here's a look at FPGA-based prototyping challenges and an innovative methodology unifying the benefits of gate-level partitioning and RTL partitioning, providing a short, automated, and predictable path to prototype.
2007-08-16 Optimize algorithms with customizable MCUs
Various applications require complex algorithms to be executed in real-time. Many of these algorithms follow periodically upgraded industry standards. Engineers are facing a challenge: to optimize the execution of these algorithms within tight constraints and strict limits on the cost and development time.
2012-07-02 Multi-core networking in Linux user space with zero overhead
Find out how multicore network SoCs work, and how to leverage them efficiently for data path processing.
2006-10-02 Motor controller IC extends battery life in consumer apps
STMicroelectronics' compact L7208 motor controller IC for 1.8-inch and sub-1.8-inch HDDs integrates its power FETs and all of the circuitry for driving the spindle motor and voice coil actuator.
2014-10-01 Five hurdles to FPGA-based prototyping
Despite the advantages offered by FPGA-based prototyping, there are some significant hurdles to overcome. The five challenges presented here surfaced early on, and they haven't changed much over the years.
2015-03-09 Expanding the role of FPGA-based prototypes
FPGA-based prototypes provide matchless flexibility, capacity and speed. Extending their functionality through the use of a transactor interface opens up tremendous possibilities to designers.
2011-12-07 Designing 3D-ICs (Part 1)
Learn about the tools that can be used to handle a complete backend flow, and enable true 3D design partitioning, synthesis, placement, and routing.
2014-12-01 Advances in FPGA-based prototyping
Recent developments in partitioning, debug, and scalability have made FPGA-based prototyping the ideal solution for even the largest ASIC/SoC designs.
2002-04-29 ADI display interface IC uses
esigned for LC projectors, HDTVs, and projectors, the AD9882 display interface IC from Analog Devices Inc. provides an analog interface and Digital Visual Interface (DVI) capability, and uses the
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top