Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > SDRAM controller

SDRAM controller Search results

?
?
total search324 articles
2000-06-23 Virtex synthesizable high-performance SDRAM controller
This application note describes the design and implementation of a synthesizable, parameterizable, flexible, auto-placed-and-routed synchronous DRAM controller in the Virtex FPGA family
2004-12-09 Synthesizable 400Mbps DDR SDRAM controller
This app note explains how to use a Virtex-II device to interface to a DDR SDRAM device
2001-04-12 Synthesizable 1.6GBps DDR SDRAM controller
This application note describes a 100MHz synthesizable reference controller design for a 64-bit DDR SDRAM.
2011-07-04 Step-down regulator targets SDRAM controllers
The dual-channel monolithic synchronous step-down regulator launched by Linear is specifically designed for DDR1, DDR2 and DDR3 SDRAM controllers
2006-04-12 RISC processor integrates display controller
Toshiba announced the availability of the TX4961XBG-240, a 64bit RISC processor with integrated graphics and display controller
2003-05-09 RISC controller targets low-cost networking products
Toshiba Corp.'s T6TC1XB-0001 RISC networking controller is specifically developed for low-cost networking applications
2007-06-18 PowerQUICC DDR2 SDRAM controller register setting considerations
This document expands on the description of the DDR2 memory controller programmable registers in the reference manuals for Freescale's PowerQUICC processors
2007-01-24 Mosaid touts first 65nm memory controller IP
Mosaid Technologies announced what it called the industry's first complete DDR SDRAM controller and interface IP, as well as fractional PLL IP, in 65nm process technology.
2007-03-16 Lattice offers 533Mbps DDR2 SDRAM controller IP
Lattice Semiconductor offers the highest possible data rate for a low-cost FPGA with the introduction of the industry's first 533Mbps DDR2 SDRAM controller IP core.
2002-12-06 Implementing an SDRAM controller in a Lattice ispLSI device
This application note discusses how to implement an SDRAM controller using an ispLSI CPLD.
2001-03-28 Implementing a synchronous DRAM controller in Cypress CPLDs
This application note discusses the implementation of an SDRAM controller for a Pentium processor by using Cypress Semiconductor's CPLD.
2001-09-25 ESDRAM/SDRAM controller for 80MHz Intel i960HD processor
This application note describes the design of a single-chip ESDRAM/SDRAM controller for an Intel i960HD processor.
2001-09-24 ESDRAM/SDRAM controller for 40MHz Analog Devices SHARC DSP
This application note describes the use of a 16Mb ESDRAM/SDRAM memory controller for a high-performance 40MHz SHARC DSP.
2001-09-24 ESDRAM/SDRAM controller for 100MHz SA-110 Intel StrongARM processor
This application note describes the use of a 16Mb ESDRAM/SDRAM memory controller for a 100MHz (core)/50MHz (memory bus) SA-110 Intel StrongARM processor.
2007-03-12 DDR SDRAM controller using Virtex-4 FPGAs
This application note describes a DDR SDRAM controller implemented in a Virtex-4 XC4VLX25 FF668 -10C device. This implementation uses direct clocking for data capture and an automatic calibration circuit to adjust delay on the data lines. DDR SDRAM devices are low-cost, high-density storage resources that are widely available from many memory vendors. This reference design has been developed using both SDRAM components and DIMMs.
2004-12-10 DDR SDRAM controller using Virtex-4 FPGA devices
This app note describes a 200MHz DDR SDRAM (JEDEC DDR400, PC3200 standard) controller implemented in a Virtex-4 XC4VLX25 FF668 -10 device.
2009-02-09 Using high-performance DDR, DDR2, and DDR3 SDRAM with SOPC Builder
The Altera DDR, DDR2, and DDR3 SDRAM high-performance controller MegaCore functions version 7.1 and later support SOPC Builder.
2005-04-07 Slot-0 VXI controller runs Pentium-4 micro
KineticSystems is rolling out a new VXI Slot-0 controller that packs an Intel Pentium-4 microprocessor
2007-02-05 SH7641 Series: SDRAM interface
This application note describes examples of interfaces between the MCU of the SH7641 SH3-DSP and external memory (SDRAM
2006-08-31 SDRAM memory controller targets streaming video apps
Targeting streaming video applications, Microtronix's multiport SDRAM memory controller IP core supports up to 1024 x 768 (true color) 32bit display resolution.
2005-09-01 SDRAM in PBGA offers 74% space savings, 51% I/O reduction
White Electronic Designs announced its 256MB (2Gb) Registered Double Data Rate Synchronous DRAM high-speed CMOS memory that is packaged in a 16-by-25mm, 400mm?, 208 PBGA.
2007-04-02 Reference system: MCH OPB DDR SDRAM with OPB Central DMA
This application note describes how to set up MicroBlaze parameters for caching, the clocking structure for the MCH OPB DDR SDRAM, and parameters for OPB burst transactions from the OPB Central DMA controller. This reference system is targeted for the Xilinx SP305 Spartan-3 development board.
2005-04-19 Rambus, NEC ink memory controller patent license deal
Rambus Inc. has signed a patent license agreement with NEC Electronics Corp. that follows the development and manufacture of memory controllers based on various Rambus innovations.
2009-12-30 PCI Express-to-DDR2 SDRAM reference design
This application note introduces the dedicated PCI Express logic block implemented in Arria II GX FPGA hardware.
2004-07-15 NI PXI embedded controller has 1GB DDR-SDRAM
National Instruments disclosed that it has developed the industry's highest-performance 3U PXI embedded controller
2002-05-02 NEC adds L2 cache, DRAM controller to Vr processor
NEC Corp. has taken the wraps off a MIPS-based 64-bit embedded processor that integrates Level 2 cache and a DRAM controller, both equipped with error-correction coding features
2007-05-03 Multipurpose LCD controller offers XGA resolution
Seiko Epson Corp. has developed an LCD controller that can drive high-resolution panels up to XGA level
2005-08-12 Mosaid, UMC, team on DRAM controller IP
Foundry United Microelectronics Corp. is working with Mosaid Technologies Inc. to develop Double Data Rate and DDR2 synchronous DRAM memory controller intellectual property core for use with or UMC's 90nm and 130nm manufacturing process, Mosaid said
2007-03-27 Microprocessors integrate Ethernet controller, USB connectivity
Renesas announced the SH7670 microprocessor series that incorporates Ethernet controller and USB 2.0 capabilities on a single chip, eliminating the need for a dedicated external LAN controller and USB 2.0 LSIs
2002-11-20 Memory controller using the ispLSI 2128E
This application note discusses how to implement a memory controller in an ispLSI 2128E
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top