Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > Signal integrity tool

Signal integrity tool Search results

?
?
total search290 articles
2005-10-12 Designing your embedded algorithms with high level graphical tools
Using an interactive and iterative graphical approach is necessary so that you can quickly and efficiently move from design, to simulation, to implementation.
2004-12-01 Tools alone don't make industry
The EDA industry is still struggling with flat revenues and declining bookings. What's going on?
2003-09-30 Synopsys, Artisan ink strategic partnership
Synopsys Inc. and Artisan Components Inc. have collaborated to provide technology support for Synopsys' Galaxy design platform tools for 130nm designs.
2004-09-16 Start thinking out of known 'design box'
Package is not simple anymore: IC and package have become a whole and must be treated as such.
2004-03-22 Mentor's Rhines predicts PCB retooling
The PCB tools segment of the EDA industry is seen today as a mature, consolidated and somewhat stagnant market, but it's going to liven up soon, according to Mentor Graphics CEO Wally Rhines.
2005-04-01 Is EDA's world too provincial?
If EDA wants to come out of its current stagnation, it may be time to broaden the focus.
2002-09-25 Get2Chip: Sparking the front-end SoC design revolution
New waves of technology emerge in the EDA industry about every five to seven years that is heavily influenced by design technology advancements and challenges posed by process improvements, observes Get2Chip COO Chi-Ping Hsu.
2002-11-20 Fujitsu deploys Cadence analysis tools on ASICs
Fujitsu Ltd has deployed Cadence Design Systems Inc.'s VoltageStorm and SignalStorm as the standard power verification and nanometer delay calculation solutions for its high-end ASICs.
2014-12-15 Designing test tools to accommodate denser memories
Testing vendors should keep ahead in offering tools aimed at existing memory specifications and emerging denser memories technologies with automation as customers look to quickly verify products.
2012-07-03 Cadence acquires Sigrity, strengthens system development
Cadence Design Systems has acquired Sigrity with the aim of boosting their Allegro and OrCAD design tools.
2003-03-07 ARM, Cadence ink five-year design chain optimization deal
ARM will provide direct access to ARM intellectual property to facilitate optimization of design and verification solutions from Cadence's design and verification solutions on ARM core-based SoCs.
2003-01-13 Alcatel plant standardizes on Mentor design tools
Mentor Graphics Corp. has announced that Alcatel's Raleigh, North Carolina site has chosen the Mentor Graphics Board Station PCB design suite to standardize its design flows and methodologies.
2004-03-19 'Over the top' routing boosts PCB speeds
A new approach to PCB routing can boost chip-to-chip interconnect speeds to 20Gbps, dramatically speeding system performance, according to Joe Fjelstad, founder of technology startup SiliconPipe.
2005-06-07 Three tout more nimble physical design
Three tool vendors are pitching breakthroughs in IC physical design in advance of next week's Design Automation Conference
2004-04-30 Synopsys keynoter cites crosstalk, power challenges
Crosstalk and power are extremely difficult problems to solve, and will require significant changes to the existing chip design flow, according to Li-Pen Yuan, R&D director for extraction and signal integrity at Synopsys
2006-07-11 Sandwork rolls out new product testing suite
Sandwork has announced the release of SpiceCheck, the latest product in the company's AVAD test suite for analog and mixed-signal designers
2001-04-15 Protel upgrades P-CAD package
This article describe the enhancements in Protel's P-CAD line of products, which includes schematic capture, signal-integrity analysis, library management and PCB placement
2015-05-28 Placing different voltage regions together
Whether you are concerned more about signal integrity or long-term reliability, the fundamental question is how close you can put different voltage regions before there are problems
2006-09-18 PCB designers struggle with cost issues
With PCB designs getting faster and more complicated, designers are starting to fret about signal integrity, thermal issues and EMI. But respondents to the PCB portion of the EE Times 2006 EDA Users Survey said that meeting cost budgets is their greatest concern
2004-04-28 Optimal design tools suit IC, packaging, PCB
Optimal has released its O-Wave series of products for 3D, full-wave signal integrity simulation, analysis and verification for high-speed IC, packaging and PCB
2003-07-17 Mentor beefs up shrink-wrap PCB tools
Attempting to woo customers and market share from rivals in the shrink-wrap segment of the PCB tool market, Mentor Graphics has released new configurations of PADS Suites
2004-11-10 ICCAD keynoter calls for EDA to become more
Design tools need to become power aware, physically aware, manufacturing aware, signal integrity aware and test aware starting at the 90nm node, said Texas Instruments Fellow, Peter Rickert, here Monday (Nov. 8) in his keynote at ICCAD 2004
2011-02-03 High data traffic intensifies SI issues
Some of the effects of increased data traffic are signal intensity problems, which must be addressed in testing. Design validation must pinpoint errors and optimize systems to deliver timely solutions
2012-06-20 Handling behemoth designs
Learn about some strategies and tool requirements for physical implementation of large and complex semiconductors
2003-05-30 ASICs added to Synplicity's synthesis line
Synplicity Inc. will expand into ASIC physical synthesis with a tool that competes against offerings from Synopsys, Cadence and Magma
2013-02-01 An assessment of PCB layout tools
The selection of the right tool for the layout should be at the forefront of PCB layout planning and must never be ignored
2007-08-06 Choosing, designing the best filter for an effective DAQ system
Filters are very necessary and unavoidable "evil" of the signal path thus, designers must understand their options when making the filter decisions
2015-02-03 Altium, Valydate join forces for design analysis, verification
The collaboration aims to ease the visual inspection and debugging process of electronic schematics with ValydateVERA, a design analysis and verification tool that will integrate with Altium Designer
2006-08-30 Xilinx upgrades PlanAhead 8.2 analysis software
Xilinx took the wraps off the 8.2 version of its PlanAhead hierarchical design and analysis software with support for its newest Virtex-5 LX family of 65nm FPGAs.
2006-09-06 Xilinx upgrades analysis software to support 65nm FPGAs
Xilinx has announced the immediate availability of the 8.2 version of its PlanAhead hierarchical design and analysis software with support for the company's newest Virtex-5 LX family of 65nm FPGAs.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top