Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > SoC design

SoC design Search results

?
?
total search2531 articles
2004-06-15 Synopsys IC, SoC tool reduces design time, cost
The new coreAssembler from Synopsys can be used to implement an IP based flow that can reduce design time, risk and cost of advanced SoC platforms and ICs.
2005-04-29 Synopsys DesignWare supports GUC SoC designs
Synopsys Inc.'s DesignWare intellectual property (IP) has been chosen by design foundry Global UniChip (GUC) for use in complex system-on-chip (SoC) designs.
2003-09-16 SVP is key technology for nanometer IC design
Examine the importance of chip-level architectural issues and the need for physical hierarchy for multi-million gate nanometer SoC design.
2007-05-16 Survey: Taiwan IC design aims for high-end CE
The "2007 Taiwan IC Design House Survey" revealed a maturing chip design industry that's ready to take on more complex challenges to carve a name for itself in this highly competitive business
2002-05-08 SuperH picks Avant! design solution for latest MPUs
SuperH Inc. has selected Avant! Corp.'s SinglePass-SoC design solution to implement its latest microprocessor core, the SH-5.
2008-02-29 Sun taps China academe for Sparc IC design
Sun Microsystems and China's Ministry of Education have signed a three-year agreement to bolster education in IC design using Sun's Sparc microprocessor technology
2006-07-13 Summit Design launches IP interoperability initiative
Summit Design announced the launch of its Intellectual Property Initiative, which aims to address IP interoperability issues at the system level
2013-10-22 Structural, reset faults in SoC designs (Part 2
Know some of the basic structural issues in reset architectures used in advanced nanometre scale SoC designs
2013-10-16 Structural, reset faults in SoC designs (Part 1
Here's a two-part survey of some of the basic structural issues in reset architectures used in advanced nanometre scale SoC designs
2005-06-15 STMicro bares major breakthrough in SoC design
STMicroelectronics has revealed the publication of a book on chip design methodology
2002-10-08 Spike joins TSMC design program
Spike Technologies Inc. has joined Taiwan Semiconductor Mfg Co.'s Design Center Alliance Program
2015-01-14 Specialty process expedites IoT design, rollout
A TSMC executive has indicated that the Internet of Things requires More-than-Moore technology, pioneered by smartphone chips, to create optimal IoT silicon.
2002-03-08 Specialization seen hindering SoC progress
The SoC era is widening the gap between designers and manufacturers who have been forced by industry specialization into speaking different languages, a trend that does not bode well for future SoC projects
2005-07-19 Speakers eye design-manufacturing link
Viable system-on-chip (SoC) business models require an integration of design and manufacturing, along with new types of businesses and alliances, according to several speakers at the Multi-Processor SoC (MPSoC) forum.
2010-01-22 Solving today's problem of SoC verification
As more complex, mixed-signal SoC designs continue to stress verification methodologies and schedules, designers need new approaches in solving today's test challenges. Mixed-signal verification presents a unique challenge as the analog portion of the design requires highly accurate and time-consuming, analog simulation.
2013-02-06 Solving SoC and FPGA prototyping debug issues
Read about the accelerated development, verification and debugging of ASIC hardware and software.
2013-04-29 Sol'n speeds processor design for embedded vision
The Embedded Vision Development System from Synopsys claims to enable designers to tune processor architectures and quickly implement the design on a HAPS FPGA-based prototype
2014-12-18 Software speeds up design with Arria 10 FPGAs, SoCs
Altera's Quartus II software v14.1 enables users to quickly design and deploy solutions geared for computationally intensive applications such as high-performance computing, radar and medical imaging
2013-06-24 Software burden for 28nm SoC dev't doubled over 40nm
The software cost for developing 28nm SoCs more than doubled from the previous node, according to Semico Research.
2002-07-17 SOCLE Technology launches latest SoC platform
SOCLE Technology Corp. has introduced its latest SoC-ImP pre-verified SoC design implementation and ?Platform.
2006-01-05 Socle eases SoC development
Socle announced that it has finished the "Design Platform Service Plan for Integrated Evaluation Platform," which had received Si-Soft Project Approval from Taiwan's Ministry of Economic Affairs
2002-11-18 SoC/IP designs need next-gen solutions for integration verification
As the cost of SoC design plus time-to-wolume pressure continue to rise, a next-generation simulator for SoC integration verification is required to ensure functionality.
2002-04-01 SoC-based solutions for information appliances
This article discusses in detail a low-power SoC design for set-top box devices that is capable of high performance operations.
2002-05-14 SoC test reels out of control
System-level IC testing, already complicated by increasing chip capacity and the growing use of third-party intellectual property (IP), is now being threatened from another quarter.
2002-03-11 SoC stumbling blocks cataloged at DATE
It's not enough to be fast, efficient and technically proficient. Designers now must become Renaissance engineers.
2014-01-05 SoC implementation with dependable 50% duty cycles
Here's a new approach to implementing clock dividers in a system-on-chip design that supports both high performance and low power
2011-09-22 SoC designers and network stability
SoC designers may be as deficient in their ability to model the stability of their networks as the power industry is for theirs, and designers may be approaching a problem of similar complexity
2013-12-18 SoC design success hinges on IP passing JEDEC tests
When SoC designers purchase an IP block, they must be assured that after it is incorporated into a larger system, it will pass reliability testing and will last at least a decade in the field
2011-01-20 SoC design solution optimized for HKMG tech
Synopsys Inc. announced that it is delivering a low-power, high-performance SoC design solution optimized for the Common Platform alliance (CPA) 28nm high-k metal gate (HKMG) technology.
2010-11-16 SoC design solution integrates Synopsys, SMIC technology
Synopsys Inc. and SMIC announced their delivery of a comprehensive solution for SoC design for the advanced 65-nm process. The solution integrates Synopsys' broad DesignWare interface and analog IP portfolio, plus other foundation IP with Synopsys' Galaxy Implementation Platform, in a tuned reference flow.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top